Intellectual property cores
(a sub category of Design and development)
A - Z list of suppliers
Click on a letter below to find a supplier...
Latest articles from 'Intellectual property cores'
News releases from this sub-category
Showing 276-300 of 1571 articles
- first
- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31
- 32
- 33
- 34
- 35
- 36
- 37
- 38
- 39
- 40
- 41
- 42
- 43
- 44
- 45
- 46
- 47
- 48
- 49
- 50
- 51
- 52
- 53
- 54
- 55
- 56
- 57
- 58
- 59
- 60
- 61
- 62
- next
Optimised decoder cuts power budget for MP3
Tensilica has produced an optimised version of the industry-standard MP3 decoder for its Xtensa HiFi 2 Audio Engine and Diamond Standard 330HiFi processor core.
News from Tensilica, May 17, 2007
Memory controller enables high-speed networking
BroadLight has used Databahn DDR memory controller IP in a wide range of end product designs, including high-speed networking applications.
News from Denali Software, May 17, 2007
Cores secure storage SoC designs
IP cores provides comprehensive standards-based lossless data compression for use in storage and data networking ASICs and FPGAs.
News from CebaTech, May 15, 2007
Agreement expands ARM core offerings
New licence agreement extends VeriSilicon's ARM926EJ-S processor-based current offering to fully synthesisable capabilities and configurable cache systems
News from VeriSilicon, May 14, 2007
IP core simplifies Sercos III integration
A free IP core for low-cost FPGA chips allows Sercos III to be integrated into basic I/O slave devices with minimal development and integration effort.
News from Sercos North America, May 14, 2007
PowerPC microprocessors are base for custom SoCs
VeriSilicon Holdings has signed an agreement with IBM to offer the PowerPC 405 and 440 microprocessors.
News from VeriSilicon, May 11, 2007
Raytheon applies RapidIO and DRAM control IP
Mercury Computer Systems has provided silicon intellectual property to Raytheon Space and Airborne Systems for the development of the Monarch processor.
News from Mercury Computer Systems, May 11, 2007
Video cores promise power and area efficiency
Video signal processing cores target HD widescreen TVs with high quality video displays.
News from Silicon Hive, May 11, 2007
FPGA-based processor set for space mission
Fault tolerant processor is licensed for use in a laser altimeter that will be a payload on the European Space Agency BepiColombo satellite.
News from Gaisler Research, May 10, 2007
Security software embeds upgraded algorithms
Security IP provider Elliptic has completed the upgrade of its Ellipsys security software to include both Elliptic Curve Cryptography and RSA algorithms.
News from Elliptic, May 10, 2007
LSI deal expands IP licensing
Mosaid has obtained rights to sublicense more than 50 LSI patents relating to memories, DSPs, MPUs, ASICs and semiconductor processing technology.
News from Mosaid, May 10, 2007
SoC audio engine gains HD support
Virtual sound audio technology improves Tensilica's HiFi 2 Audio Engine for Xtensa processors and the Diamond Standard 330HiFi Audio Processor.
News from Tensilica, May 9, 2007
RTOS port adds Japanese appeal to ARM cores
ARM-compliant embedded CPU is now supported by PrKernelv4 for the Japanese embedded industry.
News from Faraday Technology, May 9, 2007
IP cores join online chip design community
CebaTech has joined the Chip Estimate Prime IP Partner programme.
News from CebaTech, May 8, 2007
Inside tomorrow's consumer electronics
Jack Harding, Chairman, President and CEO of eSilicon Corporation, has been named as keynote speaker at the second annual Logic NVM event in Santa Clara, California.
News from Impinj, May 4, 2007
Results make strategic changes necessary
Virage Logic Corp has reported second quarter financial results, with reduced revenues of US $10.6 million.
News from Virage Logic, May 4, 2007
Decoders for use with Dolby Digital Plus equipment
A Dolby Digital Plus 7.1-channel decoder designed for HD DVD players and set-top boxes complements a Dolby Digital Plus 5.1-channel decoder/convertor used for backwards compatibility.
News from Tensilica, May 3, 2007
Memory IP company joins prime IP partner program
Memory IP designer joins IP partner program to make available its technology including encryption keys, access and authentication codes, and high-bandwidth digital content protection (HDCP) keys.
News from Chip Estimate Corp, May 3, 2007
Verification IP confirms NIC compliance
NetXen has used Denali's PureSpeed verification IP to demonstrate the compliance of its latest 10GbE intelligent network interface cards for blade, rack and tower servers.
News from Denali Software, May 3, 2007
Physical layer interface IP is ready for 65nm
Next-generation 65nm serial-interface IP supports both 3 and 6Gbit/s Serial ATA hard disk drives for mobile and desktop computing applications.
News from STMicroelectronics, May 3, 2007
4G Systems signs for OFDM/OFDMA IP
Qualcomm has licensed 4G Systems to develop, manufacture and sell OFDM/OFDMA modem card and router products for high-speed broadband wireless access.
News from Qualcomm, May 1, 2007
Newsletter tells all on the latest IP
Biweekly online newsletter aims to serve the growing community of designers using semiconductor intellectual property in their chip designs.
News from Chip Estimate Corp, May 1, 2007
Company holds back earnings report
MIPS Technologies is delaying the release of its MIPS third quarter fiscal 2007 earnings, pending a report on its treatment of option grants.
News from MIPS Technologies, Apr 30, 2007
DesignWare IP for AMBA 2 and AMBA 3 AXI protocols
Latest release of DesignWare IP for the ARM AMBA 2 and AMBA 3 AXI protocols allows designers to integrate the high-speed protocol easily into their chips and focus on value-added differentiation.
News from Synopsys, Apr 30, 2007
Modular IP cores for FPGAs and ASICs
The CebaIP Platform is a modular approach to offering IP cores that allows design engineers to integrate functions quickly into AICs of FPGAs.
News from CebaTech, Apr 30, 2007
Showing 276-300 of 1571 articles
Not what you're looking for? Search the site.
What is it?
Intellectual property cores:
A semiconductor intellectual property core, IP core is a reusable unit of logic, cell, or chip layout design that is the intellectual property of one party. IP cores are usually portable in the sense that they can be inserted in many designs. They come in three forms: hard, firm or soft cores, relating to their level of adaptability to various applications.
Featured articles
-
I2S-SC controller introduces TDM mechanism
Evatronix has introduced the I2S-SC controller IP, which is compatible with the Philips I2S specification and all its modes.
-
IP core implements wide set of peripherals
Evatronix has released the 80186EC IP core - a 16-bit microprocessor compatible with the 80c186ec chip from Intel and can address a variety of possible applications.
