Product category:
Design and Development Software
News Release from: Accellera
Edited by the Electronicstalk Editorial
Team on 02 March 2007
Unified Power Format becomes industry
standard
The Board of Accellera, the electronics industry organisation focused on electronic design automation standards, has approved the Unified Power Format (UPF) 1.0 as an Accellera standard.
The Board of Accellera, the electronics industry organisation focused on electronic design automation standards, has approved the Unified Power Format (UPF) 1.0 as an Accellera standard The Board approval follows earlier approval by Accellera's Technical Sub-Committee (TSC)
This article was originally published on Electronicstalk on 7 May 2004 at 8.00am (UK)
Related stories
Toshiba opts for simulation analysis solution
Toshiba Corp has adopted the FineSim hybrid simulation analysis solution into its design flow.
DSP software to drive 512 VoIP channels per chip
Adaptive Digital Technologies has been selected to develop a high-density turnkey DSP solution for TelcoBridges' TB640 platform.
The UPF standard is a convergence of proven technology donations from seven companies.
EDA vendor contributions were derived from several years of successful use of their products on taped-out low-power designs.
End customers contributed their internally developed optimisation and analysis technologies which deal with application-specific power issues, especially for wireless and hand-held devices.
Further reading
French signal processing line hits US East Coast
Adaptive Digital has become the distributor of Ateme's product line in the Mid-Atlantic and New England regions of the USA.
Website packed with PCB design case studies
Cadence PCB design bureau Advanced Layout Solutions has relaunched its website.
Strong collaborative participation by Accellera members and other dedicated companies resulted in an open standard that was developed in only five months.
When power consumption is a key consideration, describing low-power design intent with Accellera's UPF improves the way complex integrated circuits can be designed, verified and implemented.
The open standard permits all EDA tool providers to implement advanced tool features that enable the design of modern low-power ICs.
Starting at the Register Transfer Level (RTL) and progressing into the detailed levels of implementation and verification, UPF facilitates an interoperable, multivendor tool flow and ensures consistency throughout the design process.
"Our well-established processes and excellent technical resources have made it possible for Accellera to offer yet another standard to improve design productivity in record time", says Shrenik Mehta, Chair of Accellera.
"When leveraged in a design flow, our UPF standard will improve the efficiency and economics of how designers can optimise IC power requirements".
A UPF specification defines how to create a supply network to supply power to each design element, how the individual supply nets behave with respect to one another, and how the logic functionality is extended to support dynamic power switching to these logic design elements.
By controlling the operating voltages of each supply net and whether the supply nets (and their connected design elements) are turned on or off, the supply network only provides power at the level the functional areas of the chip need to complete the computational task in a timely manner.
"The UPF technical subcommittee experienced unprecedented co-operation among EDA competitors and end customers", says Stephen Bailey, UPF Technical Subcommittee Chair.
"Their diligent and focused efforts have resulted in a complete and comprehensive standard that offers a solid foundation for low power design and verification solutions".
• Accellera: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
