Product category:
Intellectual Property Cores
News Release from: Actel Europe | Subject: CoreU1LL, CoreU1PHY and CoreU2PHY DirectCores
Edited by the Electronicstalk Editorial
Team on 18 April 2003
ATM cores are frugal with FPGA gates
Actel has released three further intellectual property building blocks optimised for use with its reprogrammable, Flash-based ProASIC Plus and high-speed, antifuse-based Axcelerator FPGAs.
Actel has released three further intellectual property (IP) building blocks optimised for use with its reprogrammable, Flash-based ProASIC Plus and high-speed, antifuse-based Axcelerator FPGAs Developed, verified and supported by Actel, the new Utopia CoreU1LL, CoreU1PHY and CoreU2PHY DirectCores are targeted at asynchronous transfer mode (ATM) communication system developers for their next-generation ATM local area network (LAN) and ATM over Sonet/SDH applications, as well as virtual private networks (VPN), frame-relay backbones and residential broadband networks
This article was originally published on Electronicstalk on 23 Apr 2001 at 8.00am (UK)
Related stories
First flash-based industrial-grade FPGAs
Actel is shipping the industry's first flash-based "live-at-power-up" FPGA devices qualified to industrial specifications.
Largest-yet claim for flash-based FPGAs
Actel is sampling the A500K180 and A500K270 flash-based ProASIC 500K gate FPGAs with 369,000 and 473,000 system gates, respectively.
The CoreU1LL link-layer (master) interface and CoreU1PHY physical-layer (slave) interface cores conform to the ATM Forum's UTOPIA Level 1 specification (version 2.01) and support 8bit operation at 25MHz.
Both include separate transmit and receive clocks and interface pins that can be used individually or combined to form a complete Utopia transceiver.
The CoreU1LL and CoreU1PHY use less than 10% of the company's smallest ProASIC Plus and Axcelerator devices, leaving FPGA area for multiple CoreU1 cores or additional user logic.
The CoreU2PHY core conforms to the ATM Forum's Utopia Level 2 specification (version 1.0) and supports 16-bit operation at 50 MHz.
As with the CoreU1LL and the CoreU1PHY, the CoreU2PHY includes separate transmit and receive clocks and interface pins.
Additionally, CoreU2PHY supports one MPHY address in single-PHY mode or up to 32 MPHY addresses in multiple-PHY mode.
All cores are available today in netlist and RTL formats and can be purchased directly from Actel.
Free evaluation versions are also available from the company.
• Actel Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
