Product category:
Intellectual Property Cores
News Release from: Actel Europe | Subject: CorePWM
Edited by the Electronicstalk Editorial
Team on 21 March 2006
IP block puts PWM controller on FPGA
A flexible low-cost pulsewidth modulation intellectual property building block for digital-to-analogue conversion is optimised for Actel's nonvolatile FPGAs.
New from Actel, CorePWM is a flexible low-cost pulsewidth modulation (PWM) intellectual property (IP) building block for digital-to-analogue conversion, optimised for the company's nonvolatile FPGAs When implemented in an Actel Fusion programmable system chip (PSC), CorePWM enables the design of a single-chip, closed-loop control system, helping to minimise components and maximise flexibility
This article was originally published on Electronicstalk on 5 Aug 2008 at 8.00am (UK)
Related stories
Development environment helps cut power
Enhancements enable easy comparisons of multiple design scenarios and their resulting power consumption and battery life implications.
Plug-in cards speed specific FPGA designs
HMI and miniature motor control daughtercards enable designers to shave months off of their design time and easily meet the most stringent power budgets.
The digital-to-analogue conversion capabilities of the CorePWM solution, combined with the analogue blocks of Actel Fusion PSCs, make it appropriate for embedded mixed-signal applications in the industrial, medical, military/aerospace, communications, consumer and automotive markets.
"Continuing our drive to unlock new possibilities for embedded designers, CorePWM enables system designers to implement integrated and sophisticated control and conversion systems on a single-chip FPGA", said Ian Land, Senior Manager IP Solutions at Actel.
"Further, the combination of CorePWM and Actel Fusion displaces existing discrete PWM components, ASSPs or ASICs, benefiting those applications that require a small form factor, low power and low cost".
The small CorePWM IP core uses only 11% of the logic of a 30,000-gate ProASIC3 or 4% of a 90,000-gate Fusion device.
It has a register-based interface that can be used with or without a microcontroller, such as Actel's Core8051 or CoreMP7.
The CorePWM has up to eight PWM output channels with 8bit PWM resolution and an 8bit prescaler.
The core clock speed is 98MHz on an Actel Fusion device.
The core can be used in a number of embedded applications, including heating and cooling, motor control, motion control, voltage output adjustment and sound generation.
Other Actel FPGA families supporting the new core include ProASIC3, ProASIC Plus, Axcelerator and RTAX-S.
The CorePWM is available now and is priced at $3000 for a single-use netlist.
A free evaluation version of the core is available for download via Actel's website.
• Actel Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
