Product category:
Design and Development Software
News Release from: Actel Europe | Subject: Libero IDE v8.0
Edited by the Electronicstalk Editorial
Team on 19 June 2007
Smart design software for faster FPGAs
Integrated FPGA design environment gains new design entry capability that enables users to design at a higher level of abstraction, speeding time to market.
Actel Corp has enhanced its Libero integrated design environment (IDE) to further ease the system-level design process when using its field-programmable gate arrays (FPGAs) With SmartDesign, a new design entry capability that enables users to design at a higher level of abstraction, Actel's Libero IDE v8.0 significantly reduces FPGA design and development time, thus speeding customers' time to market
This article was originally published on Electronicstalk on 13 May 2008 at 8.00am (UK)
Related stories
Plug-in cards speed specific FPGA designs
HMI and miniature motor control daughtercards enable designers to shave months off of their design time and easily meet the most stringent power budgets.
FPGA family promises more for less
Low-power field-programmable gate arrays claim the industry's best power-, area-, logic- and feature-per-I/O ratios in a programmable device.
The enhanced tool suite supports all the company's FPGAs, including the Flash-based, low-power ProASIC3 and 5uW Actel Igloo FPGAs, as well as the company's single-chip Actel Fusion programmable system chip (PSC), a mixed-signal power management FPGA.
A key functionality within Libero IDE v8.0, SmartDesign lets users visually create and then automatically abstract block-based system designs into synthesis-ready VHDL or Verilog components.
The graphical block-based design entry supports prefabricated blocks from Actel's extensive DirectCore and SmartGen IP libraries.
Further reading
Programmable devices add ADC calibration
Fusion PSC calibration intellectual property eliminates the additional discrete ADCs and prescalers often required to achieve higher levels of accuracy.
Low-cost FPGAs start under a buck
New Igloo AGL015 and ProASIC3 A3P015 FPGAs provide lower cost, lower power alternative to low-density FPGAs and CPLDs in consumer, medical, comms and industrial applications
FPGA survives outer space conditions
MIL-STD 883 Class B qualification opens high-bandwidth processing applications in spacecraft payloads for the RTAX4000S FPGA.
It also supports custom blocks created in HDL or Synplify DSP and processor subsystems created with Actel's CoreConsole tool.
"Helping designers to stay within their ever-tightening power budgets, Libero excels with its accurate and easy-to-use SmartPower power analysis tools".
"The 8.0 enhancement to the Actel Libero tool suite represents our latest innovation aimed at easing the design and support of power-efficient applications", says Rich Brossart, Vice President of Product Marketing at Actel.
"Whether users are designing an ARM processor, a Fusion-based subsystem or a portable application using our low-power Igloo devices, Libero IDE v8.0 with SmartDesign speeds the design process and provides 'correct by construction' confidence".
An innovative SmartDesign capability enables source file components, such as SmartGen- and CoreConsole-configured IP and processor cores, HDL modules, Actel cell macros, and Libero-created blocks, to be visually brought together onto a white-board "canvas" in a block-diagram view.
A "catalogue" provides an extensive list of IP, macros, HDL templates, and bus interfaces that can be selected and dragged and dropped onto the canvas.
Thus, SmartDesign facilitates real design re-use and paves the way for future block capture designs using system Verilog, DSP, mixed hardware/software blocks and more.
While capturing a design using SmartDesign, a "SmartGuide" function suggests compatible bus interfaces and IP cores that may be appropriate for the design.
This same function, serving as a design rule checker, ensures the connections are correct by construction.
On completion, a synthesis-ready HDL source file is created.
With many connections automatically made by the SmartConnect function within SmartDesign, the Libero IDE v8.0 enables designers to save time and minimise errors.
Actel's award-winning mixed-signal FPGA family, Fusion, receives additional support in Libero IDE v8.0 with the FlashPro 6.0 software update.
Used with FlashPro programmers, this new version of the software further eases the programming of Actel's Igloo/e, ProASIC3 and Actel Fusion devices.
A new feature in FlashPro, called FlashPoint, increases the flexibility in design finalisation by allowing the user to modify and edit the FlashROM security settings independent of Libero or Designer.
This saves the user from having to rerun the design through synthesis, place and route, and program file generation, significantly reducing overall design time.
For Fusion, FlashPro's FlashPoint feature further supports the independent programming of the Fusion embedded Flash memory.
Users can efficiently reprogram the power management analogue and memory system code stored in the embedded Flash memory.
The Actel Libero IDE 8.0 Platinum edition is available on Windows and Linux platforms for US $2495.
A limited feature Gold edition is available on Windows for free.
All editions are one-year renewable licences.
• Actel Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
