Visit the Micro-Robotics web site
Click on the advert above to visit the company web site

Product category: Design and Development Hardware
News Release from: Advantest (Europe) | Subject: CertiMax
Edited by the Electronicstalk Editorial Team on 19 July 2002

System speeds SoC debug and
characterisation

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Hardware and more every issue. Click here for details.

CertiMax is a novel silicon validation system for validating complex semiconductors.

Advantest America has revealed further technical details about its new silicon validation system for validating complex semiconductors The CertiMax design validation test system leverages Advantest's leadership in design for test and test-cost reduction to create an innovative approach to testing ever-more complicated ICs

By allowing design data to be used directly on the validation system without requiring vector or timing translation, CertiMax greatly simplifies the process of functional validation, debug and characterisation.

This can reduce validation time to as little as 30min and significantly speeds time to market for SoCs used in cellular phones, personal digital assistants and other advanced electronic products.

Bob Sauer, president and chief executive officer of Advantest America R and D Centre, said, "Our skilled development team created CertiMax to address the growing challenges associated with testing complex IC designs.

Recognising the pressing need to bring design and test together, we developed an innovative solution that encompasses both the ATE and EDA arenas.

CertiMax uniquely operates in the design environment, and its new architecture enables the extension of this environment from simulation to the physical testing of ICs".

CertiMax's innovative new architecture radically simplifies the entire test process.

Using the validation test system, a chip designer can literally take an industry-standard VCD (Verilog change dump) file from a simulation tool and use it as is, on silicon.

For first-silicon debug and characterisation, this is a major benefit because designers can check device response under multiple versions of simulation test vectors.

The system also provides a direct link from design simulation to testing and eliminates vector cyclisation, conversion or manipulation of the data in any way.

The resultant reduction in validation time and cost (compared with traditional cycle-based methodology) can amount to 90%, depending on the design.

The CertiMax design validation test system begins shipping in July.

Pricing starts at $482,000.

Advantest (Europe): contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Micro-Robotics web site