Product category:
Embedded Software and Operating Systems
News Release from: Altera Europe | Subject: SerialLite
Edited by the Electronicstalk Editorial
Team on 14 November 2003
Lightweight serial protocol optomised
for FPGAs
SerialLite is a lightweight free open-source serial communications protocol for high-speed point-to-point data transmission.
Released jointly by Altera and Innocor, SerialLite is a lightweight free open-source serial communications protocol for high-speed point-to-point data transmission The new protocol is designed to reduce the footprint, latency, and overhead issues experienced with other serial protocols
This article was originally published on Electronicstalk on 16 Nov 2005 at 8.00am (UK)
Related stories
Lightweight serial interconnect runs on FPGAs
New from Altera, SerialLite II is a lightweight serial interconnect protocol for chip-to-chip, board-to-board and backplane applications.
SerialLite reference design for FPGAs
Altera and Innocor have developed an open source reference design for the SerialLite protocol.
Intended for systems used in wireless and wired communications, computer, video broadcast, data storage, industrial, and automation applications, SerialLite offers a rich, scalable feature set including scalable data transfer rates extending into the hundreds of gigabits per second.
Altera and Innocor are also developing an HDL core and reference design to facilitate protocol implementation.
The core will be optimised for Altera's Stratix GX devices, which offer high data transmission rates (500Mbit/s to 40.8Gbit/s).
Further reading
Handsets ease ticketing process
MAX IIZ CPLDs manage several peripherals in the P1200 handsets, including an RFID reader, an infra-red data association (IRDA) sensor, a Bluetooth interface and LED control.
Software upgrade provides speed boost
Customers using the 8.0 release to design Altera's 65nm Stratix III FPGAs on Windows platforms will see compile times reduced by up to 50%.
Shrink to 40nm increases FPGA capabilities
The Stratix IV family has up to 680K logic elements, 2x bigger than Altera's Stratix III family, which currently comprise currently the largest FPGAs on the market.
The core and reference design will be publicly available at no cost.
Altera and Innocor are currently engaged with major ASSP manufacturers regarding the implementation of this protocol on an industry-wide basis.
"As serial interfaces become more common, individual applications will have different protocol requirements.
Other serial protocols offer a variety of features to accommodate these diverse requirements, often necessitating an extensive design effort.
SerialLite, however, is a standard, simple, scalable point-to-point serial protocol, which satisfies a large need in the industry", said Kevin Leary, Product Line Director, Wireless Infrastructure, DSPS Division, Analog Devices.
"We see SerialLite as an important development and expect it to be widely used in many market segments, including the wireless and wireline industries.
"We worked with Innocor to develop the SerialLite protocol based on feedback from many of our customers who wanted a serial protocol that was easier to use, consumed fewer resources, and had a lower latency than any of the protocols currently available", said David Greenfield, Altera's Senior Director of Product Marketing for FPGA products.
"We have designed this protocol to make it truly feature-scalable.
Applications using programmable transceivers that support SerialLite can be configured to include or exclude features as needed, allowing the designer to decide just how light the protocol will be in any specific system".
"SerialLite is important because it is the only truly open, lightweight, high-speed serial protocol with no restrictions on implementation platform.
This means the specification and sample code will both be publicly available at no cost and without restriction on how it may be legally used", said Randy Gill, President of Innocor.
"The release of SerialLite in this manner follows the founding goals of the protocol itself -efficient, flexible, and easy-to-use".
Although it consumes less overhead than other serial protocols, the flexibility of SerialLite allows for a highly feature-rich implementation if desired.
Basic protocol features include: 8B/10B encoding performed in the PHY layer, packet encapsulation performed in the link layer, and a back-end interface using the Atlantic interface.
Optional protocol features include: virtually unlimited channel bonding scalability, the ability to operate in either streaming or packet-based transfer mode, packet prioritisation, data integrity protection using CRC-16 or CRC-32, multiple channel multiplexing, flow control, and retry-on-error.
Many of the optional features in SerialLite, such as retry on error, channel multiplexing, and CRC, are not available in any other lightweight serial protocols.
In addition, the protocol employs the well-established XAUI electrical specification to enhance its ease of use.
The protocol specification is currently available on www.seriallite.org, a website dedicated to this new protocol.
The first public beta code of the SerialLite protocol will be available for free in the first quarter of 2004, with complete protocol implementation currently scheduled for release in the second quarter of that year.
The code will also be available from www.seriallite.org.
• Altera Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
