Product category:
Intellectual Property Cores
News Release from: AMI Semiconductor | Subject: 64bit/66MHz PCI core
Edited by the Electronicstalk Editorial
Team on 14 June 2001
PCI core migrates FPGA designs
painlessly
Designers using high-density, advanced FPGAs with embedded PCI cores can now cost-effectively and easily transition to an ASIC for volume production.
Designers using high-density, advanced FPGAs with embedded PCI cores to design network routers, servers, multiprocessor computation engines and EDP applications such as printers and peripherals can now cost-effectively and easily transition to an ASIC for volume production The key is a new 64bit/66MHz drop-in replacement PCI core from AMI Semiconductor (AMIS)
This article was originally published on Electronicstalk on 26 Mar 2001 at 8.00am (UK)
Related stories
Clock generators for embedded communications
AMI Semiconductor (AMIS) has expanded its clock generator product line with a broad family of low-cost 1- and 2-phase-lock loop (PLL) clock ICs.
Clock generator saves space in portable designs
AMI Semiconductor (AMIS) has introduced a low-cost clock generator that will save space and reduce component count in high-performance MPEG-2 applications such as DVD players.
The AMIS 64bit/66MHz PCI core delivers all of the performance and features of a Xilinx Virtex FPGA PCI core, which is the most popular prototype device for developing platforms with high data-transfer rates.
Its drop-in design eliminates any rewiring or modifications at the time the design is converted from an FPGA to an ASIC.
With a full complement of PCI I/O pads, the AMIS 64bit/66MHz is a true drop-in replacement, and is fully compatible with the proprietary Xilinx PCI core.
Both FPGA and ASIC instantiations are available.
Designed to be flexible, the replacement PCI core can be used in 32 or 64bit, 33 or 66MHz ASIC operation.
When placed in a Virtex FPGA for back-testing, the AMIS PCI core supports 33MHz operation.
Up to six configurable base registers and an expansion ROM base address register are available in the AMIS PCI core.
Wait states can be injected in burst-type transactions for greater design flexibility when implementing the user interface to the ASIC PCI core.
Embedded scan test logic resides in the PCI core netlist.
In either master/target or target only configuration, data bursts rates are 528MB/second.
Both modes are designed to support 32 and 64bit transactions and to negotiate the necessary protocols.
The 32bit/33MHz version is PCI 2.2 compliant.
The 33MHz version supports 5 and 3.3V signalling, while the 66MHz version supports 3.3V signalling.
• AMI Semiconductor: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
