Product category:
Intellectual Property Cores
News Release from: ARM | Subject: RTL-to-GDSII flow for Cortex-A8
Edited by the Electronicstalk Editorial
Team on 30 March 2007
Automated flow speeds Cortex-A8 designs
Synopsys has announced the immediate availability of a fully automated implementation flow enabled by Synopsys IC Compiler for high-performance and low-power applications.
Synopsys has announced the immediate availability of a fully automated implementation flow enabled by Synopsys IC Compiler for high-performance and low-power applications The Galaxy Design Platform RTL-to-GDSII flow for the synthesisable ARM Cortex-A8 processor includes DC Topographical technology, the DFT MAX solution and the latest physical design technology available in IC Compiler
This article was originally published on Electronicstalk on 8 Nov 2004 at 8.00am (UK)
Related stories
Development of Java card uses secure technology
Embedded with a multi-tasking kernel, DNP's Java Card OS can run real-time multiple applications, on a priority basis, with maximum security.
Developer kit accelerates 32bit designs
The ARM RealView developer kit for STMicroelectronics is a complete, cost-effective development and debug product for design engineers using STMicroelectronics' general-purpose 32bit MCU products.
This portable Synopsys flow, along with the ARM processor and physical IP, delivers a 5-10x improvement in designer productivity compared with the original optimised, semicustom approach.
The flow has also delivered more than 1000DMIPS at 500MHz performance in a 65nm low-power process technology and is capable of achieving over 1700DMIPS at 850MHz for advanced consumer applications when targeted at high-performance 65nm process technologies.
"The ARM and Synopsys technical collaboration has resulted in a widely deployable implementation flow for the Cortex-A8 processor with clear time to market savings", said John Cornish, Vice President of Marketing, Processor Division, ARM.
Further reading
USB On-The-Go comes to ARM SoCs
TransDimension has achieved the Amba Compliance Testbench (ACT) certification for its full-speed USB On-The-Go (OTG) intellectual property (IP) core.
New SystemC standard models Amba AHB systems
The Amba AHB cycle-level modelling specification will enable designers of complex systems to use IP built according to the interface specification for the exploration of Amba-based SoC architectures.
Chinese foundry takes on ARM cores
China's most advanced pure-play semiconductor foundry has joined the ARM Foundry Programme and has licensed the ARM7TDMI microprocessor core.
"With many customers focused on increased productivity and meeting tight schedules, the Synopsys Galaxy implementation flow for the Cortex-A8 processor will enable customers to achieve a high-performance and low-power design point with a small team and limited resource investment".
The Cortex-A8 processor, ARM's first high-end application processor based on the ARMv7 architecture, features support for TrustZone technology, Thumb-2 instructions, Jazelle-RCT technology and the powerful ARM Neon signal processing extensions that are targeted at the next-generation enriched multimedia and gaming platforms.
Building on experience from the optimised semi-custom implementation design flow for the Cortex-A8 processor, ARM and Synopsys have created a fully automated synthesisable Galaxy implementation flow.
The new approach enables a small team of engineers with a standard ASIC design background to achieve the required performance for next-generation high-performance, low-power applications within three months.
The easy-to-use implementation flow leverages ARM physical IP optimised for the Cortex-A8 processor while enabling broader design portability across both libraries and process technologies (90, 65 and 45nm).
"The key to addressing high-performance and low-power needs of the wireless and consumer markets is the concurrent optimisation capability in design tools", said Bijan Kiani, Vice President of Marketing, Synopsys Implementation Group.
"Delivering a 500MHz low-power Cortex-A8 processor and an 850MHz high-performance version is a strong testimonial to the strength of our technology and close collaboration with ARM".
The automated implementation flow for the synthesisable Cortex-A8 processor was validated using the ARM Advantage-HS standard cells and optimised Advantage random access memory (RAM) instances for 65nm LP technology to achieve both high performance and low power.
The combination of an easy-to-use implementation flow, a high-quality processor and physical IP enables customers to deliver proven results with best-in-class productivity.
Designers can combine the flow with the ARM physical IP, optimised for the Cortex-A8 processor, or use the flow with their own physical IP libraries.
ARM and Synopsys, a member of the ARM Connected Community, will present a technical paper on this flow at the San Jose Synopsys Users Group (SNUG) on Monday, 2nd April 2007 and at the Design, Automation and Test (DATE) conference on Wednesday 18th April 2007.
The automated implementation flow for the Cortex-A8 processor (scripts and documentation) is available immediately from Synopsys.
In addition, Synopsys offers consulting services to help accelerate the adoption and implementation of advanced methodologies, including high-performance and low-power design techniques for ARM processor-based designs, including those based on the Cortex-A8 processor.
The synthesisable Cortex-A8 processor, Advantage-HS standard cells and optimised Advantage RAM instances for target 65LP processes are immediately available from ARM.
• ARM: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
