Product category:
Boards and Backplanes
News Release from: Vero Electronics | Subject: PXI backplanes
Edited by the Electronicstalk Editorial
Team on 20 August 2003
PXI backplane designs are "ready to
wear"
An extensive library of modular 3 and 6U standard PXI backplane designs enables customers to specify their required combination of slot widths and power options.
APW Electronics reckons it has flattened the PXI development curve by developing an extensive library of modular 3 and 6U standard PXI backplane designs to enable customers to specify their required combination of slot widths and power options The PXI backplanes support 33 and 66MHz clock speeds and 32 and 64bit operation in both 3.3 and 5V signalling environments
This article was originally published on Electronicstalk on 30 Nov 2005 at 8.00am (UK)
Related stories
Instrument cases show their versatility
The Veronex family of small plastic instrument cases is extremely versatile, and suitable for a wide variety of OEM, consumer electronics, electrical and instrumentation applications.
VME chassis run from the bench to production
A new range of low-cost user-configurable desktop and rack mounting VME chassis can be used for housing a production system or in a software/hardware development environment.
33MHz systems can be up to eight slots wide; 66MHz systems are constrained to five slots by the specification.
Systems wider than eight slots can be implemented in a monolithic backplane using addressable rear pallet bridges to connect the individual bus segments.
The bridge itself spans five slot widths; it can be fitted to the rear of any suitable slots on the two segments and multiple bridges can be used in a single backplane if required.
In addition to the CompactPCI signals on P1/J1 and the 64bit signals duplicated on P2/J2, the backplanes distributes the PXI-specific signals, such as the trigger bus, the reference clock, the user-defined local buses, and the star trigger located on P2/J2.
The 10MHz reference clock achieves less than 1ns skew required in the specification.
Eight bus lines are allocated for inter-module synchronisation and communication; these lines can also be used for the distribution of variable frequency clock transmissions, allowing multiple modules to share a timebase that is not a derivative of the 10MHz PXI clock.
The modular design approach mirrors the concept of PXI itself, enabling system integrators to benefit from a large library of standard designs from which to construct their robust configurable PXI-based instruments.
In addition to the backplane itself, APW also manufactures the subracks conforming to IEEE1101.10 and IEEE1101.11 required to mount the backplane and house the plug-in modules and power converters.
All individual elements of the subsystem can be easily configured to the specific requirements of the application.
• Vero Electronics: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
