Product category:
CompactPCI Boards and Assemblies
News Release from: Emerson Network Power Embedded Computing | Subject: C-Port C-5 network processor
Edited by the Electronicstalk Editorial
Team on 28 May 2001
Telecom platforms for high availability
Telecom OEMs developing a range of applications including media gateways and voice over IP, can look to the next generation of Motorola Computer Group's PXP Series for their infrastructure needs.
Motorola has unveiled plans for the next generation of its PXP Series of Intelligent Packet Transport Platforms with the C-Port C-5 network processor, which offers an open architecture that supports multiple services and connections to various I/O sources on a single resource board Designed to deliver up to ten times more packet processing density and performance than Motorola Computer Group's current PXP platforms, this network processing enhancement is engineered to allow telecom OEMs to reconfigure one system to keep up with changing market demands - a capability that previously required custom equipment
This article was originally published on Electronicstalk on 16 Jan 2004 at 8.00am (UK)
Related stories
Processors combine to boost infrastructure power
A new dual-processor PowerPC PCI Mezzanine Card is aimed at telecomms infrastructure applications.
Mezzanine card lends Pentium power to telecomms
The hot-swappable KosaiPM gives telecomms OEMs an easy way to add processing power to AdvancedTCA or proprietary systems equipped with Advanced Mezzanine Card expansion bays.
The C-5 network processor expands the existing PXP architecture throughput to 132Gbit/s, a more-than-four-time multiple of the capacity currently under consideration by open industry standard committees.
The C-5 network processor is designed to allow a single platform to be used for multiple interfaces and protocols at the same time, thereby enabling up to a ten-time improvement in packet processing density in the PXP platform and allowing more than 50,000 users in a single shelf.
In contrast, a typical H.110-based system allows only 1000-2000 users, while the proposed PICMG 2.16 standard under consideration (in which Motorola Computer Group is an active participant) accommodates between 5000 and 10,000 users.
Further reading
Flexible interfacing for telecomms blade
The Katana 750v CompactPCI packet switching backplane telecomms blade is based on IBM's PowerPC 750FX processor.
Mezzanine card boosts telecomms processing power
A new PowerPC-based PCI Mezzanine Card (PMC) adds processing power to telecomms infrastructure applications.
Top performance claims for telecomms blade
The KatanaT3752 is billed as the industry's highest performance cPSB (CompactPCI Packet Switching Backplane) telecomms blade.
This increase means that OEMs can offer a high value product with high user density, equalling a lower cost per user.
While other packet solutions in the marketplace are better suited for the lower bandwidth access or enterprise space, packet processing via C-Port is designed to meet the high bandwidth and density requirements of the intelligent edge or transport network.
By efficiently processing multiple types and high quantities of traffic, what normally would have taken multiple shelves with general purpose processors can now be accomplished with a single blade using the C-5 network processor.
This saves precious physical frame real estate, which in turn reduces the complexity and cost of operations for the OEM.
The C-Port C-5 network processor offering is the latest addition to Motorola's PXP series.
The PXP series is based on Motorola's award winning CompactPCI -based CPX8216 platform and provides a highly integrated configurable platform using a packet transport back plane and integrated media switch.
The PXP series provides an OEM platform for many packet network-based carrier grade applications, depending on how the PXP system is configured.
The C-5 network processor has a software-optimised architecture that enables networking OEMs to program the forwarding plane from Layers 2-7 in high-level languages using application programming interfaces.
Programming at this high level helps to significantly reduce time to market and ensure future software compatibility and scalability.
Internally, the C-5 network processor's 16 channel processor RISC cores provide over 3000MIPS of computing power.
Dedicated coprocessors support fabric interface, table lookup, queue and buffer management, and supervisory functions.
These components are connected by 60Gbit/s of internal busing, providing 2.5Gbit/s external bandwidth in each direction.
Externally, the C-5 network processor supports 10/100/1000Mb Ethernet, OC-3/12/48, Fibre Channel, and T1/E1/T3/E3 port protocols, as well as the CSIX and UTOPIA switch fabric interfaces.
By adding these physical interfaces, external table/queue memory, and minimal support logic, the C-5 network processor can be used to implement highly intelligent, high-performance, mixed media, multiport, switches, multiplexors, and concentrators.
C-5 network processors are expected to be available on PXP platforms in the fourth quarter of 2001.
• Emerson Network Power Embedded Computing: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
