Product category:
Microprocessors, Microcontrollers and DSPs
News Release from: Atmel Corporation | Subject: UC3A Series
Edited by the Electronicstalk Editorial
Team on 03 April 2007
Flash microcontrollers claim new power
lows
Atmel has released a family of devices it reckons are the industry's lowest power 32bit Flash microcontrollers.
Atmel has released a family of devices it reckons are the industry's lowest power 32bit Flash microcontrollers Based on Atmel's AVR32 UC core, the UC3A Series has 512Kbyte Flash and feature an embedded 10/100 Ethernet MAC, a full-speed (12Mbit/s) USB 2.0 with on-the-go (OTG) capability and an SRAM/SDRAM external bus interface
This article was originally published on Electronicstalk on 8 Jul 2008 at 8.00am (UK)
Related stories
Touch controller runs buttons and sliders
Ideal for use as a multimedia HMI controller in mobile phones, where it saves space, minimises design time and allows the designer creative flexibility in laying out control keys.
Tiny power manager integrates four LDOs
Designers can connect the application supply directly to the AT73C237, increasing the level of analogue integration while minimising BOM cost and product size
The AT32UC3A0512 and AT32UC3A1512, the first devices available, deliver 80DMIPS at 66MHz and consume only 40mA at 3.3V.
The power consumption, as low as 1.65mW/DMIPS, outperforms other architectures with similar features by a ratio of up to 4x.
The new MCUs target networking and PC-centric embedded applications and are especially suited for portable devices.
Further reading
Companies co-operate on Java programming
The first product of the MicroJvm family specifically targeted for AVR32 cores offers a bare-metal virtual machine with a small memory footprint.
IC cuts car access system costs
The ATA5279 is capable of sequentially driving up to six separate 125kHz low-frequency antennas to provide a wake up and initialisation channel to the key fob
Kit creates customised MCU designs
Development kit enables users to develop ARM7-based microcontrollers with custom peripheral sets not available on standard devices.
The AVR32 UC core uses a three-stage pipeline Harvard architecture specially designed to optimise instruction fetches from on-chip Flash memory.
It is the first core in the industry to integrate single-cycle read/write SRAM with a direct interface to the CPU that bypasses the system bus to achieve faster execution, cycle determinism and lower power consumption.
The AVR32 UC core shares the same instruction set architecture (ISA) as its AVR32 AP parent, with over 220 modeless instructions available as 16bit compact and 32bit extended instructions.
The ISA features atomic bit manipulation to control on-chip peripherals and general purpose IOs and fixed point DSP arithmetic such as single cycle fractional saturated multiply-and-accumulate.
An event handling system supports events such as prioritised interrupts, nonmaskable interrupt and internal exceptions with a maximum interrupt latency of 16 clock cycles.
The AVR32 UC3A Series incorporates many of the same peripherals as Atmel's ARM-based MCUs including the peripheral DMA controller, multi-layer high speed bus architecture, 10bit ADC, two SPIs, SSC, two-wire interface (I2C compatible), four UARTs, three general purpose timers, seven pulsewidth modulators and a full set of supervisory functions.
The 10/100Mbit/s IEEE802.3-compliant Ethernet (MAC) allows designing networked embedded systems that communicate over internet protocol stacks.
The USB 2.0 full speed (12Mbit/s) interface provides a means to communicate with today's PC architecture through various USB classes such as HID for serial data communication or Mass-Storage for larger bulked data transfers.
The On-The-Go (OTG) capability of the UC3A USB peripheral gives further integration opportunity in a PC-centric environment with the support of standard USB devices such as USB Flash disk, pointing devices or printers.
The external bus interface (EBI) extends the addressable physical memory to 16M bytes.
Its nonmultiplexed 16bit databus can interface to high density external SRAM, SDRAM, ROM, Flash devices and memory-mapped devices such as LCDs or FPGAs.
UC3A Series MCUs have a six-layer high speed bus matrix that enables bus masters peripherals to concurrently access any bus slave at a maximum speed of 264M bytes per second at 66MHz.
The bus masters are the AVR32 UC core data and instruction interfaces, 15-channel peripheral DMA controller, and several high speed peripherals such as the Ethernet MAC and USB.
The bus slaves are the on-chip SRAM and Flash memories, USB, the two peripheral bus bridges, and the external bus interface (EBI).
Atmel provides the Gnu gcc C compiler, Gnu gdb debugger, FreeRTOS.org real-time kernel and lwIP TCP/IP protocol stack for the UC3A Series family, free of charge.
Commercial licences from IAR (Embedded Workbench), ExpressLogic (ThreadX) and Micrium (uCOS/II) are also available.
Atmel's AVR32 Studio and AVR JTAGICE mkII, provide the AVR32 UC with a multiplatform integrated development environment (IDE) already configured for the Gnu tool chain, including support for more advanced debugging such as real-time trace.
The EVK1100 evaluation kit provides Ethernet and USB interfaces, along with many other serial communications ports such as SPI, TWI and USARTS.
A 20x4 character LCD and the expansion connector allow advanced product evaluation and prototyping activities.
The AT32UC3A0512, with EBI, is available in a 144-pin QFP package and the AT32UC3A1512, without EBI, is available in a 100-pin QFP package.
Pricing starts at US $8.16 and US $7.43 for 10,000 unit quantities, respectively.
• Atmel Corporation: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
