Product category:
Design and Development Software
News Release from: Atrenta | Subject: SpyGlass-DFT DSM
Edited by the Electronicstalk Editorial
Team on 11 March 2008
Design analysis spots submicron defects
SpyGlass-DFT DSM is designed to address the problems associated with timing closure due to at-speed DFT.
Atrenta has added the SpyGlass-DFT DSM to its SpyGlass design analysis platform The SpyGlass-DFT DSM solution accelerates design turnaround times by identifying timing closure issues caused by at-speed testing
This article was originally published on Electronicstalk on 16 Jan 2002 at 8.00am (UK)
Related stories
Analysis tool checks structure of RTL code
SpyGlass 3.0 from Atrenta is a predictive analysis tool that cuts IC design time by providing the industry's first structural analysis of RTL (register transfer level) code.
Analysis tool checks testability of RTL code
Atrenta's SpyGlass DFT incorporates two new engines to find testability issues at register transfer level (RTL) that would normally only be identified at the gate level.
The product offers advanced timing closure analysis and RTL testability improvement for deep submicron (DSM) defects associated with at-speed testing.
It provides accurate RTL fault coverage estimation for transition delay testing, together with diagnostics for low-fault coverage, early in the design flow, to achieve high test quality with minimum design iterations.
Kiran Vittal, Product Marketing Director for Test and Clocks products at Atrenta said "The SpyGlass-DFT DSM product is the only tool that works at RTL to identify timing closure issues caused by at-speed test logic and helps designers to minimise design iterations and meet their design schedules".
The test clocks in traditional stuck-at testing are designed to run on test equipment at frequencies lower than the system speed.
At-speed testing requires test clocks to be generated at the system speed and these clocks are often shared with functional clocks from a phase locked loop (PLL) clock source.
The additional test clocking circuitry affects functional clock skew and thus the timing closure of the design.
SpyGlass-DFT DSM is designed to address the problems associated with timing closure due to at-speed DFT.
• Atrenta: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
