Software speeds Stratix II designs

Aldec now supports Altera's latest high-density Stratix II FPGA device family with its graphical design entry tool, Design Flow Manager, as well as its mixed-VHDL and Verilog simulator.

Aldec now supports Altera's latest high-density Stratix II FPGA device family with its graphical design entry tool, Design Flow Manager, as well as its mixed-VHDL and Verilog simulator.

The Stratix II devices are also being incorporated into Aldec's hardware acceleration tools which have support for multiple Stratix II devices on a single board, providing ASIC designers the multi-million-gate capacity required to achieve RTL acceleration.

"Aldec customers are seeking support for the highest density FPGA architectures.

With the release of Altera's Stratix II family, we can not only offer them fast RTL, gate-level, and timing simulation run times, but we are also incorporating the latest Stratix II devices in our hardware acceleration solutions.

This will provide ASIC customers with access to additional gates in order to support our RTL acceleration solution", stated David Rinehart, Director of Marketing at Aldec.

"As a member of Altera's Commitment to Co-operative Engineering Solutions (Access) Programme, Aldec has allowed mutual customers to have direct access to our latest FPGA devices from Aldec's mixed-HDL simulation solution.

In addition to traditional RTL flows, we are also integrated by Aldec's usage of our latest high-density devices in their RTL accelerator solutions", stated James Smith, Director of EDA Vendor Relationships, Altera Corp.

Stratix II FPGAs are the industry's largest and fastest FPGAs.

Developed with an innovative new logic structure, Stratix II devices offer over twice the logic density and 50% higher performance at 40% lower cost than first-generation Stratix devices.

The Stratix II FPGA family is built on TSMC's 90nm, all-copper process, using low-k dielectric material on 300mm wafers.

The new logic structure allows designers to conserve device resources by packing more functionality into a smaller area.

Engineering samples of the first member of the Stratix II device family, the EP2S60 device, will be available in Q2 2004, with the remaining family members rolling out in the next six months.

Production devices will be available in the first half of 2005.

Aldec's Active-HDL (Altera Edition) is available today, starting at $3995 for a perpetual licence.

The Windows-based product is a completely integrated, high-performance HDL design entry and simulation environment for all Altera devices.

It supports languages including: VHDL, Verilog, C/C++, Celoxica's Handel-C as well as EDIF netlist simulation from one universal design entry and verification environment simulation.

Back to top