Product category:
Design and Development Software
News Release from: Aldec | Subject: Active-HDLT
Edited by the Electronicstalk Editorial
Team on 12 May 2006
Simulator works with Altera design tools
Aldec announced today that its simulator now has integrated HDL support from Altera's Quartus II version 6.0 development software environment.
Aldec announced today that its simulator now has integrated HDL support from Altera's Quartus II version 6.0 development software environment Mutual customers can now select Aldec's HDL Simulator, Active-HDLT, directly from Altera's Quartus II software version 6.0
This article was originally published on Electronicstalk on 21 May 2003 at 8.00am (UK)
Related stories
Hardware acceleration speeds through simulation
Riviera-IPT is a unified, assertion-based hardware acceleration platform that maximises simulation performance and accelerates ASIC and FPGA design verification by 10-50x over traditional methods.
Coverification speeds soft-core FPGA designs
CoVer is a novel hardware/software coverification platform for FPGA designs using soft-core microprocessors.
The interface provides customers with the ability to specify the format and location of functional and timing simulation files in Quartus II software version 6.0.
The integration provides mutual customers with a seamless interface to Active-HDL for quick HDL simulation setup to support the increasingly large and more complex FPGA devices being delivered from Altera.
"With the continued growth of our customer base in the FPGA market and Altera's ever increasing device capacity, the natural progression was product integration to provide our mutual customers with greater productivity", stated Dave Rinehart Vice President of Marketing at Aldec.
"The complexity of FPGA designs continues to rise and the integration of Aldec's core technology in HDL simulation combined with the Altera's design tools provides customers with an even faster track to their simulation results", Rinehart added.
"Our Quartus II software delivers a robust and comprehensive programmable logic and structured ASIC design flow", said Jim Smith, Altera's Director of EDA relations.
"Providing an interface to Aldec's popular Active-HDL simulator will enable our mutual customers to achieve even tighter integration between Aldec's tool and our development environment - making our customers' jobs easier with a seamless debugging solution".
The interface is available today and is a standard feature in both Aldec's Active-HDL and Altera's Quartus II environments.
• Aldec: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
