Product category:
Design and Development Software
News Release from: Aldec | Subject: Riviera 2006.06
Edited by the Electronicstalk Editorial
Team on 21 July 2006
Expression coverage aids verification
performance
Expression Coverage for Verilog is included in the latest release of Riviera.
Aldec, a pioneer in mixed-language simulation and advanced design tools for ASIC and FPGA devices, has announced the addition of Expression Coverage for Verilog in the release of Riviera 2006.06 This addition significantly improves efficiency of the verification process and enables delivery of higher quality, more reliable designs
This article was originally published on Electronicstalk on 11 Jul 2006 at 8.00am (UK)
Related stories
SoC simulator supports IP encryption
Aldec is providing support for the Open IP Encryption Initiative design flow in the latest version of its Riviera tool.
Design software spots problems early on
Alint gives engineers instant feedback on structural, coding and consistency problems early in the design verification cycle.
FPGA board prototypes space designs
Flash-based prototyping board eases application of radiation-tolerant antifuse-based RTAX-S FPGAs from Actel.
"As more time and resources are allocated to testbench development, reliable feedback on the effectiveness becomes indispensable in the verification process", states David Rinehart, Vice President of Aldec.
"We continue to see more organisations not only relying on coverage analysis for this feedback, but harnessing the results to create dynamic testbenches that shrink development cycles while increasing product quality".
Although frequently used statement coverage can provide valuable feedback to the designer, it only informs whether the expression in the statement was evaluated.
Expression Coverage provides more information: all meaningful combinations of expression operands are counted during simulation, allowing detection of problems that could easily go undetected using other coverage analysis methods.
Expression Coverage is similar to other forms of code coverage, but provides a much finer granularity of coverage metrics than statement, toggle, or branch coverage analysis, which are also included in Riviera.
With Expression Coverage, for each logic expression in Verilog code, a set of cases is identified and each case specifies one of the total possible combinations of inputs to the expressed logic.
Expression coverage then considers whether a simulation run exercises each case of the expression.
An expression is fully covered when all of the individual expression coverage cases are exercised.
Additional improvements in Riviera 2006.06 include faster Verilog and VHDL compilation and simulation; PSL assertions embedded in VHDL code for improved verification, communication and IP correct usage detection; Synplicity Protected flow for IP protection; and numerous GUI enhancements.
• Aldec: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
