Clock tree synthesis and optimisation unite

PowerCentric brings together unique algorithms for clock tree buffering, gate-level clock gate logic synthesis and statistical average-case dynamic power analysis.

Toshiba America Electronics Components (TAEC) has adopted Azuro's PowerCentric clock tree synthesis and optimisation solution.

TAEC is augmenting its existing design flow with PowerCentric in order to meet the aggressive demands of low-power clock implementation at 90nm and below.

"Power has become one of the critical drivers for TAEC customers".

"In our evaluation, PowerCentric delivered 15 to 25% reduction in power consumption compared with our existing implementation with minimum impact on design size or performance", said Atsushi Watanabe, Vice President Design Solutions at TAEC.

"Since many of our customers have designs that sit on the cusp of a power/performance envelope, this power reduction could make possible an array of low-cost, package solutions".

"PowerCentric integrates smoothly into our low-power design flow as an alternative to our current clock tree synthesis capability".

"In addition to its power reduction benefits, the product also offers extensive features to analyse our clock trees and power dissipation, which we believe will significantly enhance the productivity of our engineers on designs containing complex clock topologies".

Azuro's PowerCentric operates as a complete replacement for clock tree synthesis within digital design flows, comprehensively addressing power, timing, and variability within one unified optimisation environment.

PowerCentric brings together unique algorithms for clock tree buffering, gate-level clock gate logic synthesis and statistical average-case dynamic power analysis, to deliver a completely unified clock implementation solution for advanced nanometre designs.

"PowerCentric treats clock tree synthesis like a physical optimisation problem", says Ashutosh Mauskar, Vice President of Product Marketing for Azuro.

"Timing, power, routability, area, and variability are the value metrics that really matter to a designer, but traditional clock tree synthesis engines ignore these underlying value metrics and just build buffer trees according to a set of clock tree synthesis constraints".

"PowerCentric is substantially more than just another clock tree synthesis tool".

"It builds clock trees, but it also makes significant changes to logic and cell placement at the same time".

"TAEC's adoption of PowerCentric further validates PowerCentric's clock tree synthesis and optimisation technology leadership".

"We look forward to working with TAEC".

Back to top