Product category:
Design and Development Software
News Release from: Cadence Design Systems | Subject: First Encounter GPS
Edited by the Electronicstalk Editorial
Team on 10 June 2004
Virtual prototyping and synthesis come
together
First Encounter Global Physical Synthesis (GPS) is a new product that integrates silicon virtual prototyping and second-generation global physical synthesis technology into a single environment.
First Encounter Global Physical Synthesis (GPS) is a new product that integrates silicon virtual prototyping and second-generation global physical synthesis technology into a single environment With First Encounter GPS, designers can create much larger chips than was practical with older methods
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodology and design flow.
The new technology completes the Cadence Encounter digital IC design platform's core technology portfolio in the Encounter 4.1 release.
First Encounter GPS leverages Cadence RTL Compiler's global-focused synthesis for speed and capacity and quality of silicon (QoS).
Unlike first-generation physical synthesis approaches that optimise a single logic path at a time, global physical synthesis optimises timing for many paths concurrently.
Further reading
Parasitic extraction technology joins design flow
Cadence Design Systems and Simplex Solutions have signed a technology-licensing agreement that gives Cadence exclusive distribution rights to Simplex Fire and Ice QX.
Big changes to PCB design environment
The latest release of Cadence's PCB design environment features advances planned to increase productivity and optimise the quality and performance of electronic products.
This dramatically reduces the compute effort needed for design convergence and enables silicon success even on very large blocks in short design schedules.
First Encounter GPS supports both RTL-to-placed gates and netlist-to-placed gates design styles.
"Very large SoC designs are becoming difficult to complete using block sizes of 1 or 2 million gates", said Hisaharu Miwa, Department Manager of the EDA Technology Development Dept at Renesas Technology Corp.
"The chips must be divided into so many blocks that assembly becomes impractical.
First Encounter GPS enables practical design closure on larger block sizes that we would not even have tried in the past".
"It changes how we look at large-scale SoC design".
"The ability to close timing within the prototyping phase is a major productivity improvement for us", said Yoshito Muraishi, Senior Manager, CAD System Backend, Products Development and Design Dept of Kawasaki Microelectronics.
"We've been very impressed with how quickly First Encounter GPS reaches timing closure".
"Using First Encounter GPS we observe up to 2x turn around time improvements for our designs".
"We're extremely pleased with how quickly First Encounter GPS reaches timing closure on large blocks", said Li-Siang Lee, Physical Design Manager at Cortina.
"Its capacity and performance allow us to tackle tasks we would not otherwise have attempted, which in turn will make it easier to scale our designs to very large gate counts".
"First Encounter GPS has been used to tape out flat blocks from 3 to 8 million gates in hours instead of days", said Lavi Lev, Cadence Executive Vice President and General Manager.
"With First Encounter GPS, the Encounter platform provides the entire system, including synthesis, silicon virtual prototyping, physical synthesis, routing and signal integrity, for the new generation of large-scale system-on-chip design".
"This gives designers the speed they need to meet tight time-to-market windows".
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
