Product category:
Design and Development Software
News Release from: Cadence Design Systems | Subject: Encounter RTL Compiler
Edited by the Electronicstalk Editorial
Team on 13 October 2004
RTL compiler is a qualified SoC success
PalmChip Corp has qualified the Cadence Encounter RTL Compiler for implementation of its popular AcurX SoC platform.
PalmChip Corp has qualified the Cadence Encounter RTL Compiler for implementation of its popular AcurX SoC platform With Encounter RTL Compiler, critical storage core IP blocks of the AcurX platform achieved up to three times faster run times than with PalmChip's previous synthesis solution
This article was originally published on Electronicstalk on 19 Feb 2004 at 8.00am (UK)
Related stories
VHDL support speeds silicon synthesis
Encounter RTL Compiler synthesis is a key component of the Encounter digital IC design platform and a critical step in the fastest route to superior silicon.
Agere accepts Encounter netlists
Agere Systems now accepts netlists produced by Cadence Encounter RTL Compiler synthesis for implementation in its ASIC design centres.
Cadence synthesis has also helped PalmChip improve timing results and reduce gate counts.
"At PalmChip, we were able to get up and running quickly with Encounter RTL Compiler on our AcurX SoC platform IP blocks", said Jauher Zaidii, President and CEO of PalmChip.
"We found that Encounter RTL Compiler ran two to three times faster than our existing synthesis solution and produced timing results that were 5 to 10% faster, as well as a 10% area reduction".
The Palm-DP-2000 AcurX platform is a CoreFrame-based configurable SoC platform.
It contains all peripheral functions required for a basic SoC and includes options to select from a suite of library components ported to the platform.
This platform currently supports MIPS4K series, ARC, ARM7TDMI and ARM9TDMI embedded processor cores.
The CoreFrame architecture is inherently processor independent, allowing other processors to be easily integrated, including PowerPC and Tensilica.
The platform also can be used as a companion chip for high-performance stand-alone processors.
Encounter RTL Compiler delivers global synthesis for timing closure and low power designs to provide PalmChip with important low power design chain technology.
Its unique set of global focus algorithms maximises the performance of the most challenging designs.
It works with existing design flows to increase chip performance, decrease design times, and provide the highest quality of silicon (QoS).
"We are very happy with the improved results PalmChip was able to achieve with Encounter RTL Compiler", said Chi-Ping Hsu, Corporate Vice President, at Cadence.
"Cadence views tapeouts such as PalmChip's as further proof of our ongoing commitment to customer success as measured by quality of silicon".
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
