Product category:
Exhibitions, Courses, Conferences and Training
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial
Team on 19 October 2004
Digital day for a workshop
Cadence Design Systems is to stage an SoC workshop - digital day - on 2nd November 2004.
Cadence Design Systems is to stage an SoC workshop - digital day - on 2nd November 2004 Realising systems-on-chip (SoC) in volume, on time, to produce profitable products is a challenge to say the least, but these digital days demonstrate Cadence's commitment to helping electronics designers and engineers break through the issues involved in digital design and mixed-signal integration including silicon-package-board codesign
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
Delegates can choose from two tracks on the day: Encounter RTL Compiler and Incisive Conformal Hands-on Workshop, or Encounter GPS RTL-GDSll Implementation Solution.
In addition to the hands-on workshop day, Cadence has also announced a Design Management Forum, which will run concurrently with the workshops.
Through a series of panel discussions involving Cadence, ARM and Artisan, this day will help project managers and design engineers discover a range of solutions to overcome the challenges of SoC design.
Both days will take place at Heckfield Place, Hook, Hampshire, on 2nd November 2004.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
