Product category:
Design and Development Software
News Release from: Cadence Design Systems | Subject: Incisive
Edited by the Electronicstalk Editorial
Team on 21 October 2004
Platform gains assertion-based
verification
Cadence has developed a comprehensive assertion-based verification (ABV) solution as a part of its Incisive functional verification platform.
Cadence has developed a comprehensive assertion-based verification (ABV) solution as a part of its Incisive functional verification platform The solution speeds verification of complex designs by creating an environment that helps users define assertions correctly, enables early detection of bugs close to the source, and monitors for completeness through assertion coverage
This article was originally published on Electronicstalk on 26 Feb 2003 at 8.00am (UK)
Related stories
Accelerated verification for nanometre designs
A new verification platform supports a unified verification methodology for the embedded software, control, datapath and analogue/mixed-signal/RF design domains.
Incisive support for latest FPGAs
Cadence Design Systems has unveiled the next step in its alliance with Xilinx, with complete support for the new Spartan-3 platform FPGAs.
This functionality has been integrated into the platform's Incisive Unified Simulator.
The Cadence ABV environment brings together tools, language, IP, debug and coverage.
It includes broad, native assertion support for Property Specification Language (PSL), SystemVerilog Assertions (SVA) and Open Verification Library (OVL).
Further reading
Parallel hardware accelerates verification
Incisive acceleration powered by Palladium has enabled Matsushita Electric Industrial Co to save critical design time and significantly enhance design quality for its complex, nanometre-scale designs.
SensorDynamics standardises design methodologies
SensorDynamics has selected the VCAD service model and technologies from the Encounter and Incisive platforms to enable and speed the development of highly complex microsensor applications.
Assertion checkers speed effective verification
Cadence and 0-In Design Automation have combined efforts to provide superior verification solutions to the market.
In addition to these Accellera standards, Cadence is also introducing an extended open-source library of assertions.
"Having a verification platform support multiple design and assertion languages is very important to us", said Ulrich Hummel, Manager of CAD/CAE for Micronas in Freiburg, Germany.
"As we develop new design IP and integrate that with existing designs as well as third-party IP, we need to be able to simulate all the standard design languages".
"The Incisive platform allows us to do that in a common, integrated, single debug environment that supports our complete verification flow".
The new Incisive Assertions Library included in the ABV environment incorporates 50 complex assertion statements and code for customisation.
This enables users to specify powerful assertion statements quickly, resulting in faster verification time and ultimately, faster time to market.
This library will be available in both PSL and SVA languages.
A sample set of library elements is available for review on the Cadence website.
The ABV solution naturally captures design knowledge in the user's hardware description language.
The combination of assertion-driven functional coverage, enhanced unified graphical user interface and debug environment for assertion functionality within the Incisive platform all greatly improves ease-of-use for the designer.
This announcement underscores the strong commitment that Cadence has for standard languages.
In addition to supporting PSL assertions with Verilog and VHDL code for over two years, the Incisive Unified Simulator now supports PSL within SystemC code, OVL, and SystemVerilog Assertions.
This gives customers the flexibility to use assertions in the language of their choice.
"Our assertion solution, based on open standards, provides the most advanced verification techniques available on the market today", said Mitch Weaver, Vice President and General Manager, Systems and Functional Verification Division, Cadence.
"Our customers love the fact that the Incisive approach to assertions provides a unified environment based on an integrated platform for increased verification productivity".
The comprehensive assertion solution in the Incisive Unified Simulator and the PSL-based Incisive Assertions Library will be available in December 2004.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
