Product category:
Design and Development Software
News Release from: Cadence Design Systems | Subject: Encounter RTL Compiler
Edited by the Electronicstalk Editorial
Team on 17 June 2005
Compiler helps cut nanometre designs
down to size
Essence Technology of Taiwan has achieved an important sample tapeout with Cadence Encounter RTL Compiler synthesis, part of the Encounter digital IC design platform.
Essence Technology of Taiwan has achieved an important sample tapeout with Cadence Encounter RTL Compiler synthesis, part of the Encounter digital IC design platform Encounter RTL Compiler helped reduce the chip's synthesisable area by 30% over competing synthesis solutions and helped complete the complex design ahead of schedule
This article was originally published on Electronicstalk on 19 Feb 2004 at 8.00am (UK)
Related stories
VHDL support speeds silicon synthesis
Encounter RTL Compiler synthesis is a key component of the Encounter digital IC design platform and a critical step in the fastest route to superior silicon.
Agere accepts Encounter netlists
Agere Systems now accepts netlists produced by Cadence Encounter RTL Compiler synthesis for implementation in its ASIC design centres.
Encounter RTL Compiler also delivered cost savings through shorter time required to get a superior quality of result.
The global synthesis technology enabled run-time reduction and a true top-down synthesis methodology to avoid the lengthy manual effort of block-level integration on an important networking-processor design.
"Encounter RTL Compiler's global optimisation was key in our ability to save 30% of the design's synthesisable area, which lead to an overall die-size reduction", said Jeremy Lee, VP of Essence.
"This, combined with the capacity and performance advantages, helped us achieve the excellent design results in less time".
Essence is a startup company doing advanced IC designs for extremely complex networking applications.
Interconnect related parameters in nanometre designs require a new metric for synthesis results that includes performance, area, and power measured with wires.
Cadence defines this as quality of silicon (QoS).
Cadence Encounter RTL Compiler's global synthesis enables designers to achieve the highest QoS in less time and with less effort.
"We are excited that Encounter RTL Compiler has again delivered good value to a customer in a highly competitive market space", said Dr Chi-Ping Hsu, Corporate Vice President at Cadence.
"Encounter RTL Compiler is now deployed successfully in the consumer, networking, communications and computer-product arena throughout the world".
"Customers like Essence are able to create better quality of designs within a few weeks of product installation".
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
