Product category:
Design and Development Software
News Release from: Cadence Design Systems | Subject: Encounter Timing System
Edited by the Electronicstalk Editorial
Team on 06 September 2006
Fujitsu signs up for timing analysis
Fujitsu has adopted the Cadence Encounter Timing System for timing analysis in its implementation flow.
Fujitsu has adopted the Cadence Encounter Timing System (ETS) for timing analysis in its implementation flow ETS delivers superior signoff timing accuracy, usability and functionality for designs at 90nm and below
This article was originally published on Electronicstalk on 6 Sep 2006 at 8.00am (UK)
Related stories
System shows timing, signal integrity and power
Cadence Design Systems has further extended the capabilities of the Cadence Encounter digital IC design platform with the announcement of its Encounter Timing System.
Timing system is integral part of tapeout success
Atheros Communications has used Cadence Encounter software to design its new AR9001 series of 802.11n chipsets.
The Encounter Timing System provides full-featured integrated static timing analysis (STA) and signal-integrity (SI) analysis delivering consistency through physical implementation, optimisation and timing signoff.
ETS builds on Cadence's industry-leading SI signoff solution, Encounter CeltIC nanometre delay calculator, and extends to include signoff STA delay calculation, and the popular Encounter-based global timing debug features for quick and easy identification and optimisation of timing issues and exceptions.
"After evaluating and testing ETS on multiple production designs, it is clear that ETS will deliver benefit in terms of signoff accuracy, feature set, and productivity", said Satoshi Andou, General Manager, Design Platform Development Division, Electronic Devices Business Unit of Fujitsu Limited.
"ETS met our timing sign-off requirements and we are now incorporating ETS in our ASIC implementation flow".
"We are also looking forward to extending the collaboration with Cadence toward statistical STA to remove the pessimism in timing imposed from process variation".
"Cadence and Fujitsu have collaborated for several months to meet timing signoff requirements".
"We are very pleased that Fujitsu, one of world's leading ASIC suppliers, has chosen to adopt and support the Encounter Timing System for timing signoff", said Wei-Jin Dai, Corporate Vice President of R and D at Cadence.
"With ETS, we now offer Fujitsu a complete system-on-chip platform from netlist to GDSII".
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
