Product category:
Design and Development Hardware
News Release from: Cadence Design Systems | Subject: Incisive Design Team Xtreme III
Edited by the Electronicstalk Editorial
Team on 24 October 2006
Emulator accelerates router ASIC proving
Redback Networks has selected the Cadence Incisive Design Team Xtreme III acceleration and emulation solution.
Redback Networks has selected the Cadence Incisive Design Team Xtreme III acceleration and emulation solution The new Xtreme III System is capable of verifying 72-millon-gate designs and delivers performance gains in the range of 10 to100,000 times compared with simulation
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodology and design flow.
The system is designed to improve overall verification throughput and quality of Redback's next-generation flagship network processor.
Redback chose the Xtreme III System because of the product's performance, ease of use and simulation-like capabilities.
Redback builds video-centric broadband networks for 11 of the top 20 carriers worldwide, and has over 500 customers.
Further reading
Parasitic extraction technology joins design flow
Cadence Design Systems and Simplex Solutions have signed a technology-licensing agreement that gives Cadence exclusive distribution rights to Simplex Fire and Ice QX.
Big changes to PCB design environment
The latest release of Cadence's PCB design environment features advances planned to increase productivity and optimise the quality and performance of electronic products.
The heart of Redback's broadband router is a modular operating system and programmable set of processors that manage multiple data, voice and video services in harmony for carriers.
"Verification throughput is an important part of our product development process", said Ed Ho, Director of ASIC Development at Redback.
"The transaction-based acceleration capability, combined with the Incisive plan-to-closure methodology used with the Xtreme III System, delivers higher visibility and performance at each step of the design process".
"It is these capabilities that drove Redback to choose the Xtreme III System".
"We continue to focus on delivering solutions that improve the overall productivity, quality and predictability of our customers' design teams", said Christopher Tice, Senior Vice President and General Manager of the Verification Acceleration Group at Cadence.
"Redback Networks' selection of our new Xtreme III System illustrates the valuable combination of verification performance with ease-of-adoption for customers developing cutting-edge networking devices".
The Xtreme III System also features VCD-on-demand, hot swap and behavioural processor technology that offers easy migration from simulation to acceleration.
As part of Cadence's previously announced segmentation strategy, the Xtreme III System is offered in two tiers: Xtreme III Desktop, an entry-level product that supports simulation, acceleration and targetless emulation, and the full Xtreme III System that also offers in-circuit emulation capabilities.
Both systems can accommodate up to 12 users simultaneously, making them the premier acceleration/emulation offering for the entire design team.
The Xtreme III System is part of the Incisive Design Team family, a family of solutions for RTL design teams that face increasing complexity and require incremental improvement of their verification process to meet schedule and quality goals.
These solutions, coupled with the Incisive plan-to-closure methodology, provide a packaged design and verification methodology that addresses full-chip and system on chip challenges at block, chip and system levels.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
