Product category:
Design and Development Software
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial
Team on 14 November 2006
IBM signs up for 65nm ASIC support
Cadence Design Systems has signed an agreement to incorporate Encounter RTL Compiler global synthesis and Encounter Test technologies into the IBM 65nm ASIC design kit.
Cadence Design Systems has signed an agreement to incorporate Encounter RTL Compiler global synthesis and Encounter Test technologies into the IBM 65nm ASIC design kit This new kit provides IBM's ASIC customers with an optimised path for automated test solutions and test logic-design processing at 65nm
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodology and design flow.
The companies will co-operatively support customers using the ASIC kit.
The collaboration offers IBM's ASIC customers a proven way to address logic-design challenges before handoff to IBM, accelerating the completion of higher quality designs.
ASIC customers will gain access to Cadence Test and Synthesis technologies when they receive the 65nm IBM ASIC design kit.
"For nearly two years, IBM has worked closely with Cadence to ensure that our ASIC clients continue to benefit from a differentiated test methodology that helps reduce their test development resources by implementing automated test pattern generation and diagnosis", said Rich Busch, Director, ASIC Products Business Unit, IBM Technology Collaboration Solutions.
"This has been accomplished by using Cadence synthesis and test technologies which are key components of our methodology to deliver industry leading shipped-product quality level (SPQL)".
"We are delighted about the outcome of this effort with IBM and the benefits our ASIC customers will gain", said Jim Miller, Executive Vice President, Products and Technologies Organisation.
"The new design kit, leveraging Cadence technologies, will enable ASIC customers to complete 65nm ASIC designs more predictably and with fewer iterations".
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
