Product category:
Design and Development Software
News Release from: Cadence Design Systems | Subject: Encounter
Edited by the Electronicstalk Editorial
Team on 01 May 2007
Design software cuts 65nm TV chip time
to market
STMicroelectronics has used the Encounter digital IC design platform and system-in-package design technology on its industry-first 65nm dual HD decoder.
The Cadence Encounter digital IC design platform and system-in-package (SiP) design technology were integral to the successful implementation of STMicroelectronics' industry-first 65nm STi7200, a high-performance, dual high-definition (HD) decoder for digital consumer applications such as set-top boxes, high-definition DVDs (dual-standard Blu-ray and HD-DVD) and digital TVs The development reinforces Cadence's position as the leading EDA partner for high-end 65nm system-on-chip (SoC) designs
This article was originally published on Electronicstalk on 26 Mar 2008 at 8.00am (UK)
Related stories
Software smoothes late design changes
Encounter Conformal ECO Designer helps users evaluate the feasibility of engineering change orders and enables them to implement functional changes to the design very late in the design cycle
Software spots chip flaws
The Cadence Encounter Test solution was able to help IBM meet its goals for quality and volume production.
"Cadence worked hand-in-hand with our design teams to ensure that the Cadence high-end digital and SiP design technologies were able to handle this design, which is the most complex and advanced SoC we have ever undertaken", said Thierry Bauchon, R and D Director, Home Entertainment and Displays Group of STMicroelectronics.
"The result was that the chip, unveiled at the Consumer Electronics Show in January 2007, was manufactured on-time and functioned correctly, enabling customers' demonstrations in the month following sample availability in our labs".
"Cadence's hierarchical methodology for advanced 65nm designs allowed us to smoothly transition from concept to design and even enabled silicon-package codesign of our high performance DDR2 interface", continued Bauchon.
Further reading
Multicore design optimises ARM performance
Design success prompts NEC to standardise on the Encounter platform as its tapeout methodology of choice for ARM processor implementations.
Statistics prevent catastrophic silicon failures
Advanced statistical timing analysis and optimisation technology allows Renesas to accurately account for the effects of process variability in its leading-edge 45nm digital designs.
IC platform cuts design times
Cadence's new approach directly models critical elements of the manufacturing process instead of relying on conservative design rules.
"This was a nontrivial task, but Cadence's Encounter and SiP design technologies helped us achieve the first-silicon success, with DDR2 interfaces full functional at 667MHz targeted specification".
Announced at the Consumer Electronics Show (CES) and intended for the fast growing market of digital set-top boxes, digital TVs and high-definition DVD players, the new chip underscores the increasingly important role played by integrated circuit design in today's consumer electronics market.
STMicroelectronics' new dual-video-stream high-definition (HD) decoder chip, the STi7200, is the first to simultaneously decode two high-definition video streams, providing consumers with a variety of viewing and recording options.
The highly integrated SoC supports both the HD DVD and Blu-ray formats and is the world's first such device produced in a 65nm process technology to deliver lower power consumption and competitive pricing.
With over five million instances and 740 I/Os, the device is also one of the largest and most complex chips in STMicroelectronics' lineup.
Preliminary tests validated the chip's functionality within hours of receiving the first silicon of the device.
"This achievement underscores not only the technical leadership of our high-end digital design and SiP technologies, but also highlights the overall value of our partnership as a key enabler of advanced digital content for consumer products", said Craig Johnson, Corporate Vice President of Marketing for Cadence Design Systems.
"This is a leading edge, high-performance design for high-volume consumer applications, and truly, the stakes could not have been much higher".
"Through our partnership, the Cadence design solutions were able to deliver a superior product with significantly reduced development cycles".
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
