Product category:
Design and Development Software
News Release from: Cadence Design Systems | Subject: Encounter Conformal Constraint Designer XL
Edited by the Electronicstalk Editorial
Team on 18 June 2007
Timing constraint signoff tool passes
the test
AMI Semiconductor has adopted Cadence Encounter Conformal Constraint Designer XL as its ASIC timing constraint signoff tool.
AMI Semiconductor has adopted Cadence Encounter Conformal Constraint Designer XL as its ASIC timing constraint signoff tool, after proving the technology by taping out multiple designs for production Encounter Conformal Constraint Designer improves time to market by verifying and ensuring design constraint quality
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodology and design flow.
In addition, Encounter Conformal Constraint Designer XL goes the extra step of identifying and automatically generating missing constraints, cutting this phase of the constraint signoff from weeks to days.
By using Encounter Conformal Constraint Designer XL for its ASIC signoff flow, AMIS is able to automate and efficiently manage constraint design activities for optimum ASIC design performance.
"The ability of Encounter Conformal Constraint Designer XL to automatically identify and generate missing design constraints is of great benefit to AMIS", says Karla Reynolds, Director of CAD/Methodology Group at AMIS.
Further reading
Parasitic extraction technology joins design flow
Cadence Design Systems and Simplex Solutions have signed a technology-licensing agreement that gives Cadence exclusive distribution rights to Simplex Fire and Ice QX.
Big changes to PCB design environment
The latest release of Cadence's PCB design environment features advances planned to increase productivity and optimise the quality and performance of electronic products.
Windows-based suite speeds PCB design
The Orcad Unison Suite from Cadence is a full front-to-back Windows-based flow that offers PCB designers improved productivity and reduced time to market through tool integration and task automation.
"We were able to quickly adopt Encounter Conformal Constraint Designer into our ASIC design flow in a few weeks and successfully taped out the design".
"This, combined with the excellent technical support provided by the Cadence field and R and D team, has prompted us to evaluate Encounter Conformal Constraint Designer for our timing validation flow as well".
By using Encounter Conformal Constraint Designer as a constraint signoff tool, AMIS is able to detect issues in their customers' design constraints, provide reports on these issues, and allow customers to correct the constraints early in the design phase.
Cadence has created a strong database of constraint data, increasing constraint quality and enabling industry leading constraint evaluations.
Encounter Conformal Constraint Designer XL features an innovative, new algorithm that automatically identifies missing constraints and generates templates which can be used by the designer to fill in the gaps - a process which normally is done by hand and typically requires many iterations to complete.
This capability significantly improves quality and time to market.
"The Encounter Conformal Constraint Designer XL is an advanced, automated constraint design technology which ensures constraint correctness and quality for AMIS and other Cadence customers", says Andy Lin, vice president of R and D for Formal Verification at Cadence.
"As a constraint signoff tool, Encounter Conformal Constraint Designer XL improves SDC quality and accuracy and enables customers to shorten design time".
Encounter Conformal Constraint Designer is a key technology in the Cadence digital implementation solution and a component of the Cadence Logic Design Team Solution.
It enables early logic-design signoff and automates the generation, validation, and refinement of constraints to ensure that timing constraints are valid throughout the entire design process, helping designers achieve rapid timing closure.
Encounter Conformal Constraint Designer is available in L and XL offerings to meet customers' design complexity and budget needs.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
