Product category:
Design and Development Software
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial
Team on 08 April 2008
University leads in design verification
training
Dr Kerstin Eder has been invited to present her work at the Cadence Academic Network Symposium during CDNLive, the Cadence annual user conference
Cadence has selected the University of Bristol to head the Cadence Academic Network in Europe Dr Kerstin Eder, Senior Lecturer in the Department of Computer Science at Bristol University, has been invited to present her work in setting up design verification within a computer science undergraduate degree programme at the Cadence Academic Network Symposium during CDNLive, the Cadence annual user conference, taking place in Munich, Germany from 28th to 30th April
This article was originally published on Electronicstalk on 20 Nov 2001 at 8.00am (UK)
Related stories
Design flow speeds multi-million-gate design
Advanced Hardware Architectures has designed and taped-out a 10-million-gate forward error correction IC using the 64bit Cadence SP and R design flow.
STMicroelectronics uses Cadence VCC methodology
STMicroelectronics has selected the Cadence Virtual Component Co-Design (VCC) for both its automotive and digital consumer platform system-level design methodology and design flow.
Dr Eder introduced the subject of design verification into the computer science curriculum in 2002.
This made Bristol University the first and, so far, only university in the UK to train computer science undergraduates in the skills expected from professional verification engineers.
Design verification is the process used to demonstrate the functional correctness of a design prior to manufacture.
Dr Eder teaches simulation-based verification techniques, coverage-driven verification methods, constrained pseudo-random test generation, advanced coverage measurement, assertion-based verification and the latest formal verification techniques.
"I really appreciate Cadence's focus on methodology".
"The comprehensive examples in the SOC Verification Kit will be an excellent basis to investigate and communicate the multiple aspects of verification methodology".
"The practical experience our students gain in the labs with Cadence's cutting-edge verification tools are invaluable for their learning and a great asset when they join the work force", said Dr Eder.
"It is an honour for us and also a responsibility, to take the lead in the advanced verification area".
Design verification is a new career path that complements traditional IC Design.
The increasing amount of high-level code used for design verification demands good programming and software engineering skills.
This is why design verification is offered to computer science and computer systems engineering students at Bristol.
• Cadence Design Systems: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
