Product category:
Design and Development Software
News Release from: Celoxica | Subject: DK Design Suite
Edited by the Electronicstalk Editorial
Team on 07 October 2003
Customised design suite speeds FPGA
development
A custom edition of the Celoxica DK Design Suite will be included with the recently announced Xilinx ISE Embedded Development Kit v6.1.
A custom edition of the Celoxica DK Design Suite will be included with the recently announced Xilinx ISE Embedded Development Kit v6.1 (EDK), expected to ship in October 2003 to registered EDK customers The joint product delivery is the latest result of a strategic agreement between Celoxica and Xilinx
This article was originally published on Electronicstalk on 5 Mar 2003 at 8.00am (UK)
Related stories
Package furthers software-compiled system design
Celoxica describes the DK Design Suite version 2.0 as the most comprehensive tool environment for software-compiled system design.
Design suite streamlines Content Processor designs
The Tarari Content Processor developer kit leverages Celoxica's DK Design Suite to enable developers to quickly create a hardware accelerated version of their software.
This agreement has resulted in the delivery of a C-based codesign solution to developers of embedded solutions in high-density FPGA products.
The combination of Xilinx and Celoxica system-design software offers the most productive hardware/software (HW/SW) codesign environment and a direct route from C-based descriptions to high-performance platform FPGA implementation.
The DK Design Suite enables hardware and software partitioning and coverification and includes a cycle-accurate simulator.
Further reading
Design suite supports latest platform FPGAs
Celoxica is supporting the 90nm Spartan-3 series of FPGAs from Xilinx with its DK Design Suite, providing designers with a C-based language design environment for platform FPGAs.
Workshops to give practical insight into design
Celoxica will demonstrate the latest version of its DK Design Suite of system design tools and IP for high density FPGA and programmable SoC design at Programmable World 2003 technical workshops.
It supports the Xilinx MicroBlaze 32bit soft processor core and the IBM Power PC processor combined in the Xilinx Virtex-II Pro FPGA.
The DK Design Suite performs synthesis from C code and targets all Xilinx FPGAs, including the Xilinx Spartan-3 family of low-cost devices.
Using Celoxica's best-in-class compilation technology, the tools generate device-optimised EDIF netlists or style-optimised VHDL or Verilog.
Cosimulation support is also available for RTL simulators.
"The DK Design Suite allows designers to quickly explore what-if scenarios of architectural decisions, verify the HW/SW tradeoffs of their embedded application in a Xilinx FPGA, and immediately realise that implementation in silicon", said Jeff Jussel, Vice President of Marketing at Celoxica.
"This capability improves the overall area efficiency and performance of the design.
The combination of these tools with the Xilinx EDK couples the advantages of pre-optimised IP with the fastest route to custom-design IP while simultaneously slashing design times and optimising product performance and differentiation".
"The partnership with Celoxica and the combined EDK and DK Design Suite flow has delivered unique capabilities to our customers resulting in a faster time-to-market solution with lower development costs", said Jerry Banks, Director of Global Alliances at Xilinx.
"The inclusion of processor technology in products such as Virtex-II Pro FPGAs not only offers unrivalled levels of performance, flexibility and cost, but also presents new design considerations for FPGA users".
Individual user licences are available free-of-charge on a 30-day trial basis from Celoxica.
Designers may purchase perpetual licenses of this custom edition from Celoxica starting at $12,000.
• Celoxica: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
