Toolkit speeds FPGA programming in C

The DK Accelerator for Altera's SOPC Builder generates FPGA hardware components directly from Handel-C descriptions.

The DK Accelerator for Altera's SOPC Builder generates FPGA hardware components directly from Handel-C descriptions.

The DK Accelerator, combined with SOPC Builder, provides a fast, seamless and automated implementation path for C-language algorithms to system-on-a-programmable chip (SOPC) designs.

SOPC Builder, an automated system integration tool included within the Altera Quartus II design software, lets system designers define and implement an SOPC design by specifying the building blocks or components.

The Celoxica DK Accelerator for the SOPC Builder tool enhances this flow by automatically generating SOPC Builder components directly from C-language descriptions of custom algorithms.

For each algorithm, the tool automatically converts the software into FPGA logic that the SOPC Builder tool can integrate along with other components to provide critical product differentiation.

The created components can be used and re-used in the same manner as other off-the-shelf components.

"The DK Accelerator gives users a direct path to move their custom algorithms and C-language descriptions into FPGA logic.

SOPC Builder provides the hardware integration tool to create a working system without the need for a HDL designer", said Joe Hanson, Altera's Marketing Director for system-level development tools.

"Adoption of ESL design requires the application of higher-levels of abstraction in ways that complement how designers actually think and work".

"The combination of Celoxica synthesis with SOPC Builder integration provides this type of natural extension".

The DK Accelerator for SOPC Builder tool is now available from Celoxica.

The design software provides cycle-accurate simulation and synthesis of algorithms to Altera FPGA devices from Handel-C, a superset of ANSI-C for hardware synthesis.

The toolkit also includes automatic generation of SOPC Builder component interfaces and an API for component interaction with an embedded processor.

"Whether for acceleration, for design flexibility or for prototyping, designers are choosing FPGA devices to implement complex system algorithms", said Jeff Jussel, Vice-President of Marketing for Celoxica.

"Combining Celoxica C-language synthesis with the ease of integration of SOPC Builder provides Altera users with a unique and fast path to the realisation of those algorithms".

Back to top