Visit the National Instruments web site
Click on the advert above to visit the company web site

Product category: Design and Development Software
News Release from: CoWare | Subject: ConvergenSC Platform Architect and Model Designer
Edited by the Electronicstalk Editorial Team on 24 January 2006

Transaction-level modelling enables
design re-use

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.

CoWare has announced a new standards-based modelling solution for platform-driven ESL design with the new release of CoWare ConvergenSC.

CoWare has announced a new standards-based modelling solution for platform-driven ESL design with the new release of CoWare ConvergenSC Platform-driven ESL design refers to the development and practical reuse of a SystemC transaction-level model of a system-on-chip (SoC) platform throughout the system design process

CoWare's new modelling solution consists of a new standards-based modelling library for SystemC transaction-level modelling (TLM) and ConvergenSC tools that ease development and accelerate reuse of platform models across design tasks.

This results in much higher ROI per project and platform than ad hoc modelling efforts.

The ConvergenSC product family provides the most complete system-level design solution for SystemC on the market.

"We are using CoWare's SystemC solution to analyse the system performance of our next-generation multicore digital TV SoCs", stated Dr Naoyuki Kai, Chief Specialist, Visual System Digital LSI Design Group, Toshiba Semiconductor, Kawasaki, Japan.

"Determining the right architecture for a multicore SoC design, where thousands of interconnect and memory subsystem variations are possible, cannot be done using RTL".

"We are committed to SystemC transaction-level design and ESL for architectural exploration and performance analysis, and will use CoWare going forward".

"More and more, designers are using recognised SystemC standards to model multiprocessor SoCs at a higher level of abstraction and to manage complexity", said AK Kalekos, Vice President Marketing and Business Development, CoWare.

"To improve modelling productivity and increase reuse, these designers are turning to CoWare for the most complete solution for standards-based platform-driven ESL design".

The lack of reusable transaction-level models of user-defined SoC components has been a major roadblock to realising the full benefit of ESL.

CoWare's platform-driven ESL design solution addresses this problem, enabling multiple ESL design tasks, or use cases, to be performed with a reusable transaction-level model of the product platform.

Shared models are rapidly developed and efficiently adapted during the design process to meet the needs of product architects, software developers, and hardware designers, all of whom rely on it to perform their parts of the design job.

This results in significantly greater ROI.

The new SystemC Modeling Library (SCML), along with modelling guidelines and source code examples now available from CoWare, provide the infrastructure for user-defined highly reusable TLM peripheral models.

SCML helps separate TLM communication, storage, timing, and behaviour within the peripheral model, making code more modular and more efficient to develop and test.

Models can be defined simply and annotated for timing when needed.

Unlike proprietary modelling approaches, SCML is based on current IEEE SystemC, Open SystemC Initiative (OSCI) and Open Core Protocol International Partnership (OCP-IP) standards, helping protect the user's modelling investment.

In addition, new TLM platform examples and transactors come standard with ConvergenSC to make learning easier and provide a starting point for design.

Unlike proprietary ESL toolsets, ConvergenSC provides a native SystemC tool architecture, openly supporting the multiple levels of abstraction required for platform-driven ESL design.

This enables reuse of user-defined SCML peripherals across design tasks and in combination with the broadest range of SystemC processor and on-chip intellectual property (IP) available today.

New ConvergenSC tool capabilities combine with SCML to make the development, debug, and architecture exploration of SystemC TLM platform models even more productive, including: graphical viewing of SystemC events, thread activations and TLM interface method calls for enhanced debug visibility; dynamic run-time configuration of platforms for rapid architectural exploration; and support for the IEEE1666 SystemC Language Reference Manual (LRM) standard.

CoWare ConvergenSC Platform Architect and Model Designer, including SCML, are new products that are available today.

CoWare: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the National Instruments web site