Product category:
Design and Development Software
News Release from: CoWare
Edited by the Electronicstalk Editorial
Team on 10 June 2002
Embedded systems paper wins top DAC
award
A paper co-authored by LISATek technologists and their colleagues at the Aachen University of Technology, Germany, has been selected as the best paper in the embedded systems category at DAC.
A paper co-authored by LISATek technologists and their colleagues at the Aachen University of Technology, Germany, has been selected as the best paper in the embedded systems category at DAC The authors will be honoured during the DAC General Session next Tuesday
This article was originally published on Electronicstalk on 15 May 2008 at 8.00am (UK)
Related stories
Alliance creates link from Matlab to ESL
C models generated from Matlab can now be efficiently run inside CoWare Signal Processing Designer, increasing the simulation performance by more than 3x in typical cases.
Software eases ESL 2.0 transition
CoWare is the first company to deliver a comprehensive and integrated offering for the ESL 2.0 era.
The paper, entitled "A universal technique for fast and flexible instruction-set architecture simulation", was chosen from 491 papers submitted for the DAC technical conference.
It is among three that will receive awards, and was the only paper chosen in the embedded systems category.
The paper will be presented by its authors to DAC conference delegates on Tuesday 11th June from 10:30am.
The principal author of the paper was Achim Nohl, corporate applications engineer, LISATek; along with co-authors Andreas Hoffmann of LISATek; Gunnar Braun, Oliver Schliebusch, and professor Rainer Leupers of the Institute for Integrated Signal Processing Systems (ISS) at Aachen University of Technology; and professor Heinrich Meyr, LISATek Chairman of the Board and head of the ISS at Aachen University of Technology.
"Our paper addresses a revolutionary instruction-set simulation technique, called just-in-time cache compiled simulation (JIT-CCS)", said Meyr.
"The technique combines the performance of traditional compiled simulators with the flexibility of interpretive simulation, which has been shown to be highly applicable to real-world architectures".
"We are proud that this paper has received this honour from the DAC Technical Committee, and we thank the Committee for recognising the efforts of the team that authored it", said Uri Mayer, LISATek's CEO.
"JIT-CCS is just one of the ways LISATek is transforming the design of embedded processors for systems-on-chips (SoCs), making the process faster than ever before possible".
• CoWare: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
