Product category:
Design and Development Software
News Release from: CoWare | Subject: Platform Architect and Virtual Platform
Edited by the Electronicstalk Editorial
Team on 24 January 2007
Virtual platforms aid exploration and
development
CoWare and Tenison Design Automation have jointly announced significant enhancements to the two companies' integrated design flow.
CoWare and Tenison Design Automation, a company focused on delivering ESL tools that synthesise C++ and SystemC models from hardware designs described in Verilog or VHDL, have jointly announced significant enhancements to the two companies' integrated design flow These enhancements will accelerate the creation of virtual hardware platforms for architectural exploration and software development
This article was originally published on Electronicstalk on 15 May 2008 at 8.00am (UK)
Related stories
Alliance creates link from Matlab to ESL
C models generated from Matlab can now be efficiently run inside CoWare Signal Processing Designer, increasing the simulation performance by more than 3x in typical cases.
Software eases ESL 2.0 transition
CoWare is the first company to deliver a comprehensive and integrated offering for the ESL 2.0 era.
The new flow enables the synthesis of the CoWare SystemC modelling Library (SCML)-based peripheral models from legacy RTL IP, thus accelerating model availability for product architects and software developers using CoWare Platform Architect and CoWare Virtual Platforms.
"SoC developers recognise that higher reuse and standards-based model interoperability are strategically important to realising the return on their ESL investment", said AK Kalekos, Vice-President Marketing and Business Development, CoWare.
"Together with Tenison VTOC, CoWare's platform-driven ESL design solutions and standards-based SCML provide our customers with a valuable combination that complements new SystemC model development initiatives with the ability to efficiently tap into their existing portfolio of legacy RTL".
Further reading
Design software receives new support
Platform Architect components generated by Carbon Model Studio are integrated through CoWare's SystemC Modelling Library (SCML).
Model sets enable hardware verification
CoWare's platform-driven ESL design solution enables hardware verification, architecture exploration and software development on IBM PowerPC 440 and CoreConnect-based platforms.
Collaboration produces ESL design environment
The CoWare CORXpert Personalisation Kit for STMicroelectronics supports ST's engineers in the creation of application-specific custom processors.
The new transaction-level integration between CoWare Platform Architect and Tenison VTOC takes advantage of CoWare's standards-based SCML to enable Tenison VTOC to synthesise highly reusable SystemC models from legacy Verilog and VHDL RTL code.
The flow provides full support for CoWare's SystemC technology, including: graphical platform assembly automation (CoWare Platform Architect); register and transaction-level debug visibility for platform debugging, architecture exploration, and virtual platform design (CoWare Platform Architect); and register visibility for software development (CoWare Virtual Platform).
In addition, the flow supports Tenison's VTRAC transactor technology which enables the VTOC portion of the platform model to run more efficiently and only when it is active in the system simulation, thus leveraging the capabilities of CoWare high performance simulation technology.
Architecture exploration and software development tasks can begin simultaneously with all components of the design - both native SCML functions written in SystemC and VTOC SCML functions synthesised from legacy RTL designs - treated as peers within the platform assembly and debugging environment.
This reduces development time by enabling initial platform models to be assembled sooner, without the need to code all the platform components by hand.
"70% of most systems-on-chip and system designs are reused IP and improving the availability of all the IP models required by a virtual hardware platform greatly relieves the immense schedule pressure felt by engineering managers", said Martin Harding, President and CEO, Tenison Design Automation.
"Our new VTOC flow, with CoWare Platform Architect and CoWare Virtual Platform, allows the legacy IP needed to complete the platform for architecture exploration and software development to be imported without a remodelling effort".
"This saves time and frees engineers to focus on development of new functions that don't yet exist in RTL".
Optimisation of high-bandwidth peripheral components in native SystemC can be performed in parallel as a further refinement.
This means that now the bulk of the development time can be focused on modelling new components, exploring the platform architecture, and validating the model for early software development with the same native SCML debug visibility for all components in the platform.
CoWare Platform Architect and SCML are available today.
Tenison VTOC with automated CoWare SCML integration is available for select customers today, with general availability in Q2 2007.
• CoWare: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
