Product category:
Communications ICs (Wired)
News Release from: Cypress Semiconductor | Subject: CYLZT0201
Edited by the Electronicstalk Editorial
Team on 26 March 2003
LLD offers transparent generic framing
procedure
The MetroLink2T-2T (CYLZT0201) is the first link-layer device (LLD) on the market to offer transparent generic framing procedure (GFP-T).
The MetroLink2T-2T (CYLZT0201) is the first link-layer device (LLD) on the market to offer transparent generic framing procedure (GFP-T) MetroLink2T-2 LLD is an intellectual property (IP) core that enables efficient mapping of packet data over synchronous data transmission on optical media (Sonet) backbones
This article was originally published on Electronicstalk on 7 Feb 2001 at 8.00am (UK)
Related stories
Cypress puts USB 2.0 control all in one chip
Cypress Semiconductor reckons its EZ-USB FX2 is the world's first USB 2.0 integrated peripheral controller.
Serial interface engine provides USB 2.0 for MCUs
Cypress Semiconductor has expanded its USB 2.0 product line with the introduction of the EZ-USB SX2 intelligent serial interface engine (SIE).
The Cypress GFP-T transport core supports two channels of Gigabit Ethernet (GbE), Fibre Channel, Enterprise Systems Connection (ESCON), Fibre Connectivity (FICON), or any combination of protocols over Sonet.
In addition, Cypress has leveraged its virtual concatenation (VC) expertise along with GFP-T features for efficient bandwidth management.
The introduction of MetroLink2T-2 LLD demonstrates Cypress's commitment to providing its customers with complete solutions for building communications linecards.
Further reading
QuadPort RAM has bandwidth for comms
Cypress Semiconductor has announced the availability of production volumes of its 1Mbit QuadPort RAM, the next-generation bandwidth optimised family of synchronous memories.
Software gets to grips with the largest CPLDs
The latest version of Cypress Semiconductor's In-System Reprogrammable (ISR) software is now available from the company's website.
Programmable backplane interface runs at 2.5Gbit/s
Cypress Semiconductor is sampling the PSI2G100, the first in its family of programmable serial interface (PSI) chips.
By teaming MetroLink2T-2 LLD with other Cypress transport products POSIC2GVCT OC-48/STM-16 Framer, HOTLink IIT transceiver, No Bus Latency (NoBL) synchronous SRAM, ComLink bus interface, and programmable clocks the entire linecard datapath incorporates Cypress's products, forming a seamless system solution and eliminating the need for additional external logic.
"By adding the MetroLink LLD family to our data communications product portfolio, we are able to provide a complete solution for the packet-over-Sonet transport problem", said Christopher Norris, Vice President of Cypress's data communications division.
"Our system-level solution is logically partitioned for easy design migration.
This allows our customers to develop derivative linecards while re-using portions of the design, thereby significantly reducing design time, time to market and cost".
MetroLink2T-2 LLD is the first member of Cypress's MetroLink LLD family of link-layer products.
MetroLink2T-2 LLD is also the first product to support GFP-T at OC-48/STM-16 rates.
GFP-T is a way to encapsulate any protocol for transport over a Sonet/SDH network.
Using the MetroLink2T-2 LLD with GFP-T, a carrier can efficiently transport any data over standard Sonet/SDH networks with no degradation of service, no waste of bandwidth, and no additional FPGAs or external logic.
The POSIC2GVC OC-48/STM-16 framer is a revolutionary product able to provide virtual concatenation per ITU G.707.
Using VC, the product enables efficient bandwidth utilisation and dynamic bandwidth allocation.
Furthermore, embedded packet preclassification functions allow increased packet processing, quality of service control, and queue management performance.
In addition, POSIC2GVC also transports asynchronous transfer mode cells across Sonet networks.
The HOTLink II family of physical-layer devices offers the industry's most flexible transceivers, with advanced features such as the widest operating range (0.2-1.5Gbit/s), channel-to-channel and chip-to-chip channel bonding, by passable 8B/10B encoding, redundant dual outputs, and up to 100K gates of programmable logic.
This successful family of devices includes single-channel, dual-channel, quad-channel, independent channel and Gigabit Ethernet/Fibre Channel versions.
NoBL synchronous SRAMs have an architecture optimised for the most demanding high-speed applications requiring maximum bus bandwidth, such as networking, test and measurement instrumentation, video, and simulation.
Available in both flow-through and pipelined versions, they eliminate the latency (dead cycles or wait states) found in conventional synchronous burst SRAM architectures when transitioning between write and read operations.
By contrast, the NoBL architecture allows data transfer on every clock cycle regardless of whether a write or read operation is taking place, thereby providing 100% bus utilisation.
The ComLink series operates at data transfer rates up to 1.6Gbit/s and includes multiplexed-differential line drivers that provide redundant links for serial backplanes, 20bit-wide, three-state buffers, and clock distribution buffers with fanouts of 1:10, 1:8 and 1:4.
These devices offer configurable inputs that match industry-standard interfaces including low-voltage CMOS (LVCMOS), low-voltage differential signalling (LVDS), and regular differential (complementary I/O signal pair).
The LVDS output drivers are configurable to support standard drive (1.2ns rise and fall times) and high drive (less than 500ps rise and fall times).
Programmable timing solutions combine the convenience of field programmability with the high performance customers have come to expect from Cypress's timing products at a cost that is competitive with custom clocks at equivalent volumes.
Not only can designers select output frequencies, our CyClocks and CyClocksRT software also enables users to optimise device parameters such as drive strength, phase-locked loop bandwidth, and crystal input capacitive loading so that each programmed device can be optimised for a specific board layout.
The MetroLink2T-T (CYLZT0201) netlist is available now starting at $20,000.
The CYL2T0201 source code is also available for an additional cost.
The complete Cypress GFP-T transport solution, including all components, is in production now.
• Cypress Semiconductor: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
