Product category:
Intellectual Property Cores
News Release from: Denali Software | Subject: PureSpec SystemRDL
Edited by the Electronicstalk Editorial
Team on 17 April 2007
Verification IP automates manual
register checks
IP automates functional verification of configuration registers for system-on-chip designs.
New from Denali Software, PureSpec SystemRDL is a verification IP (VIP) product that automates functional verification of configuration registers for system-on-chip (SoC) designs Configuration registers are used in all semiconductor chips, often numbering in the tens of thousands, to store key data that defines the chip's operation
This article was originally published on Electronicstalk on 5 Aug 2005 at 8.00am (UK)
Related stories
Memory controller IP aids SoC Flash integration
Denali Software and Samsung Electronics are working to develop and deliver IP products that enable fast, efficient deployment of OneNAND interfaces for SoC designs.
Software takes on SoC register management
New software boosts SoC design efficiency by automating the generation and management of the vast numbers of on-chip control registers in complex chip designs.
Denali's PureSpec SystemRDL eliminates the tedious and error-prone process of manually verifying register operations, and enables engineers to automate low-level structural testing, generate functional coverage models, and quickly expose potential errors in the SoC design.
"PureSpec SystemRDL fills an important niche for design and verification engineers", states Sean Smith, Chief Verification Architect at Denali.
"We are automating the task of creating verification data structures and functional coverage models for register structures".
Further reading
Memory controller IP supports encounter synthesis
Cadence Design Systems has announced support for Cadence Encounter RTL Compiler global synthesis on Databahn memory controller products.
PCI Express IP meets latest specification
Denali Software's PureSpec verification intellectual property (IP) and Databahn PCIe products fully support the recently announced PCI-SIG PCI Express Base 2.0 (Gen II) specification.
"Even for initial customers, this has translated a tedious 3-6 week effort into a 1-2 days process, which is significant for any chip design effort".
PureSpec SystemRDL is verification IP (VIP) product designed to automate all aspects of the verification process that relate to control and status registers (CSRs).
PureSpec SystemRDL eliminates the tedious and error prone process of describing registers for verification purposes while automatically providing low-level structural testing for registers.
The product enables significant productivity gains, by quickly uncovering errors in the chip design and its implementation.
The interoperability between PureSpec SystemRDL and other VIP's through a standard callback interface, allows communication with any bus protocol in any of the supported test bench languages, such as: Verilog, VHDL, Specman, Vera or SystemVerilog.
SystemRDL was specifically designed to describe and implement a wide variety of CSRs.
SystemRDL is an object-oriented language with a rich set of features to enable the developers to describe, generate, and verify complex register structures for system-on-chip design.
Developers use SystemRDL to automatically generate and synchronise register views for specification, hardware design, software development, verification, and documentation.
SystemRDL is also compatible with other SoC development standards such as IP-Xact from The SPIRIT Consortium.
This solution has been proven, in numerous large SoC designs, to drastically reduce the development cycle for hardware designers, hardware verification engineers, and software developers.
• Denali Software: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
