Mezzanine card offers design flexibility

The PMC-XM is intended for use in situations where the user wants to control the design.

The PMC-XM is intended for use in situations where the user wants to control the design.

PMC-XM has two FPGA devices built in.

The first device takes care of the PCI interface, DMA etc.

The second device (a Virtex XC4VSX35-10) is for the user application.

The transition module (XM) is attached to the Virtex device.

The Virtex is further supported by a 1M x 36bit QDR SRAM, PLL, Digital Temperature Sensor, and connections to the PMC Pn4 connector.

Four LEDs are supplied to the Virtex to provide design status, debugging support and other user purposes.

To make integration easy an engineering kit is available.

The engineering kit has a base "footprint", written in VHDL.

A windows driver is also part of the engineering kit.

The transition module can have any type of interface that the user wants.

For example the first customer for this product is creating an RF module.

The transition module has exposed ground around the perimeter to allow the transition module to be excapsulated (in a can).

Dynamic Engineering can make custom transition modules or we can support your effort.

The mechanical definitions, pinouts etc for the transition module are in the manual.

DMA can be used to move data from the system memory to the local storage within the FPGA and vice-versa.

The PCI bus is 32/33 universal voltage.

The interconnection between the PCI FPGA and the user FPGA is also 32bit and operates at 66MHz.

Two channels of TX and two channels of RX DMA are supported plus standard PCI target accesses.

An arbiter within the PCI FPGA takes care of monitoring the local bus between the two FPGAs.

The channels have status bits used to communicate that the channel is ready to be read or loade for DMA.

There are 8 address bits for 256 x 32bit of register memory decoded from the PCI space In addition there are 10 "spare" lines which could be used for address expansion or other custom purposes.

Back to top