Click on the advert above to visit the company web site

Product category: Microprocessors, Microcontrollers and DSPs
News Release from: eASIC Corp
Edited by the Electronicstalk Editorial Team on 28 February 2005

Configurable logic on the shortlist

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Microprocessors, Microcontrollers and DSPs and more every issue. Click here for details.

eASIC's configurable logic product, eASICore, has been selected as an ACE (Annual Creativity in Electronics) Awards finalist by CMP Media's EE Times.

eASIC's configurable logic product, eASICore, has been selected as an ACE (Annual Creativity in Electronics) Awards finalist by CMP Media's EE Times Based on its innovative technology and usability advantages, the eASICore was nominated for Ultimate Product of the Year in the category of Logic and Programmable Logic

In this ACE Awards programme, EE Times will recognise the people, companies and products that demonstrated leadership in the electronics industry.

The review committee for the ACE Awards is composed of the leading lights of academia, industry visionaries and Wall Street's top executives.

The honours will be presented at the first annual ACE awards gala on 9th March 2005, as part of the Embedded Systems Conference in San Francisco.

"We are delighted that leading technologists and executives in our industry have chosen eASIC's product as an ACE Award finalist", said Zvi Or-Bach, eASIC Founder and CEO.

"This is in recognition of our breakthrough configurable logic technology that is providing a viable and affordable custom logic design methodology and product".

The current methodologies for design and manufacture of customisable logic are not only suboptimal but they are no longer viable in many cases.

Both standard cell and FPGA have hit the wall at deep submicron.

This opens the window of opportunity for new and innovative configurable logic technologies.

History has shown that when current ways of doing things are broken then innovation prevails and a new era starts.

This new era will reverse the trend of declining ASIC starts and will once more allow cost effective logic customisation eASIC has a unique configurable logic technology implemented in its structured eASIC products.

The patented architecture consists of SRAM-based logic cells and flip-flops that are interconnected by a segmented wiring grid utilising upper metal layers.

The logic cells programming is done similarly to an FPGA, by loading a bit-stream to program the LUTs (look-up-tables) and initialise the flip-flops after powering up the device.

The routing and interconnection is performed similar to other ASICs, but uses just a single via-layer for customisation.

Thus, a customer design is implemented on the Structured eASIC fabric by using a combination of bit-stream to program the LUTs and a single custom via-mask for customising the routing.

Moreover, the single mask can be eliminated for prototyping and low-volume by using direct-write e-beam.

Hence, eASIC's use of maskless lithography removes the customisation tooling cost, shortens time-to-market, and adds manufacturing flexibility, allowing eASIC to provide the industry with an NRE-free customised ASIC devices with densities, power and performance akin to a standard cell ASIC.

eASIC Corp: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites