Product category:
Microprocessors, Microcontrollers and DSPs
News Release from: eASIC Corp | Subject: Structured eASIC
Edited by the Electronicstalk Editorial
Team on 14 March 2005
NRE-free ASIC wins ultimate product
award
A configurable logic product from eASIC Corp has won the inaugural ACE Award presented by CMP Media's EE Times at the Embedded Systems Conference in San Francisco.
A configurable logic product from eASIC Corp has won the inaugural ACE (Annual Creativity in Electronics) Award presented by CMP Media's EE Times at the Embedded Systems Conference in San Francisco eASIC's innovative product was selected winner for ultimate products of the year award in the category of logic and programmable logic, demonstrating leading edge technology and usability advantages
This article was originally published on Electronicstalk on 9 Jun 2004 at 8.00am (UK)
Related stories
Software supports structured ASIC design
eASIC has adopted two products from Golden Gate's GoPower suite.
Structured ASICs top the poll
The Structured eASIC has been named as the "Number-one ultimate product" in the logic and programmable logic category of a study held by EE Times and eeProductCenter.
"We are honoured that our configurable logic product was selected by the engineering community as well as by industry experts as the ultimate logic product", said Zvi Or-Bach, Founder and CEO of eASIC.
"We are at an inflection point in the industry".
"The time has come for an innovative methodology that will cope with both cost and technology challenges of deep submicron designs".
Further reading
Structured ASICs are ready to roll in 2005
eASIC Corp has successfully tested and characterised the first Structured eASIC family member, the FA600.
ASIC technology speeds ST printer chip to market
EASIC customer STMicroelectronics has achieved 24 hours turnaround from RTL to tapeout using the company's Structured eASIC technology.
"eASIC's technology uses a "standard metal" approach, where all metal layers are standardised and the routing customisation is done through a single via".
"Our maskless customisation technique paves a unique NRE-free ASIC approach, eliminating custom mask-sets cost, allowing wafer-sharing and removing the barrier for new ASIC designs".
"Together with our world class strategic partners, including Flextronics Semiconductor, we are eager to serve the electronics engineering community and once again enable mass innovation through affordable logic customisation".
eASIC has a unique configurable logic technology implemented in its Structured eASIC products.
The patented architecture consists of SRAM-based logic cells and flip-flops that are interconnected by a segmented wiring grid utilising upper metal layers.
The logic cells programming is done similarly to an FPGA, by loading a bit-stream to program the LUTs (lookup tables) and initialise the flip-flops after powering up the device.
The routing and interconnection is performed similar to other ASICs, but uses just a single via-layer for customisation.
Thus, a customer design is implemented on the Structured eASIC fabric by using a combination of bit-stream to program the LUTs and a single custom via-mask for customising the routing.
Moreover, the single mask can be eliminated for prototyping and low-volume by using direct-write eBeam.
Hence, eASIC's use of maskless lithography removes the customisation tooling cost, shortens time-to-market, and adds manufacturing flexibility, allowing eASIC to provide the industry with an NRE-free customised ASIC devices with densities, power and performance akin to a standard cell ASIC.
• eASIC Corp: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
