Product category:
Intellectual Property Cores
News Release from: Elixent
Edited by the Electronicstalk Editorial
Team on 01 August 2001
Elixent gets cash to bring ALU array to
market
Elixent, a UK start-up backed by venture capitalist 3i Group and industrial investors Actel and Hewlett-Packard, has raised initial funding of $14 million (GBP 10 million).
Elixent, a UK start-up backed by venture capitalist 3i Group and industrial investors Actel and Hewlett-Packard, has raised initial funding of $14 million (GBP 10 million) Elixent will use this funding to bring its semiconductor intellectual property (IP) technology to market
This article was originally published on Electronicstalk on 4 Apr 2002 at 8.00am (UK)
Related stories
Reconfigurable processors optimise DSP tasks
Elixent has released the DFA1000 family of accelerators for use with standard RISC processors running DSP algorithms.
Reconfigurable algorithm processing stars in Japan
Elixent's first public demonstration of its reconfigurable algorithm processing (RAP) technology took place last week at the CEATEC show in Japan.
Elixent's patented reconfigurable technology enables companies producing electronic products to save chip redesign and manufacturing costs that often run into millions of dollars.
These companies can design custom chips containing Elixent's embeddable technology that can be reconfigured to perform different functions.
This feature enables the chips to be used in more than one product and saves the enormous cost of producing a new design.
Further reading
Reconfigurable processors to feature at SoC show
Elixent will demonstrate its patented reconfigurable algorithm processing technology, D-Fabrix, at the 1st International SoC conference in California on 19th and 20th April.
Reconfigurable toolflow enhances productivity
Elixent has announced a major upgrade of D-Sign, the development toolflow for the company's patented reconfigurable algorithm processing (RAP) technology, D-Fabrix.
Architecture cuts signal processing real estate
Elixent unveiled details of its next generation D-Fabrix reconfigurable algorithm processing (RAP) architecture this week at In-Stat's Spring Processor Forum in San Jose, California.
An additional benefit is that companies can rapidly introduce new and upgraded versions of their products to meet changing market requirements.
Furthermore, the technology can be used to enable one product to perform multiple functions - for instance a mobile phone could also support MP3 playback without additional manufacturing cost.
Previously, system designers considering custom chips have had to choose between FPGAs with high unit price and ASICs with a substantial initial design cost and fixed function design.
Elixent's embedded reconfigurable arithmetic logic unit (ALU) array will drive a new approach to custom silicon design in which platform chips combine the low unit cost characteristic of ASICs with the programmability of FPGAs.
"Our technology will be attractive to companies designing product families with feature flexibility and short lifecycles where low cost and fast time to market are important", commented Peter van Cuylenburg, Elixent's chairman.
"We are initially targeting industrial and consumer products in the imaging and communications markets.
Our backing from significant industry players such as 3i, Actel and HP helps give Elixent the resources and relationships to fully exploit the exciting market potential of its technologies".
One example of an imaging application is a digital still camera where Elixent's technology could provide performance improvements, such as reduced shot-to-shot and shutter delay.
The reconfigurable nature of the company's technology will enable the same chip to deliver a wide range of marketable features such as, for example, improved image quality, improved compression formats, and innovative special effects.
Elixent's patented IP is designed to be embedded in complex system chips used in applications such as digital cameras and printers.
A reconfigurable ALU array allows the configuration and the computational functionality to be easily changed after silicon has been fabricated.
A single chip can then be used to provide different features to a range of products, or upgrade the functionality of a single product, without the massive cost of designing a new ASIC.
Comprehensive tools will allow the simple integration of Elixent's IP into custom chip designs using standard design methodologies while supporting high-level language design entry.
• Elixent: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
