Visit the Green Hills Software web site
Click on the advert above to visit the company web site

Product category: Intellectual Property Cores
News Release from: Faraday Technology | Subject: UMC 65nm LL memory compiler
Edited by the Electronicstalk Editorial Team on 01 February 2008

Technology meets 65nm challenges

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Intellectual Property Cores and more every issue. Click here for details.

Faraday Technology's UMC 65nm LL allows users to generate memory options including words, bits and aspect ratios, while retaining the desired area, performance and power specification.

Faraday Technology has released the UMC 65nm LL memory compiler The use of 65nm technology provides good memory density

However, due to process variation and higher design complexity, memory leakage, yield loss and wiring congestion become major concerns and big challenges for designers.

Faraday's 65nm memory compiler addresses these challenges.

Hsin Wang, Vice President of Sales at Faraday said "It enables our customers to be competitive on the market with lower power consumption, smaller size and higher level of integration".

Faraday's 65nm memory compiler uses UMC's low leakage process.

It allows users to generate memory options including words, bits and aspect ratios, while retaining the desired area, performance and power specification.

The memory compiler provides features for design-for-manufacturing (DFM), as well as built-in two-row redundancy and a programmable sensing margin.

To facilitate chip-level integration, an optional BIST test interface (BTI) is provided for better routability, which will also reduce overall chip size by eliminating the use of a memory routing channel.

• Faraday Technology: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Green Hills Software web site