Product category:
Standard Logic Devices
News Release from: Fairchild Semiconductor | Subject: 100EL/LVEL advanced ECL Series
Edited by the Electronicstalk Editorial
Team on 26 March 2003
Lower jitter for advanced ECL logic
family
Fairchild Semiconductor has developed a new family of high-speed ECL logic devices - the 100EL/LVEL advanced ECL Series.
Fairchild Semiconductor has developed a new family of high-speed ECL logic devices - the 100EL/LVEL advanced ECL Series Typical applications include telecomms central office switches, servers, datacommunications routers, memory storage and ATE
This article was originally published on Electronicstalk on 28 Feb 2001 at 8.00am (UK)
Related stories
Dual-output buffer for DDR SDRAM modules
Fairchild Semiconductor has introduced a dual-output registered buffer for 184-pin, 2.5V PC200/PC266, 72bit-wide registered double data rate (DDR) SDRAM modules.
Bus hold makes logic more predictable
Fairchild Semiconductor has made a number of additions to its LCX family, the logic industry standard for 3.3V applications.
Ideal in high-power backplanes where switching and routing circuitry in rack-mounted cards requires jitter-free, low-skew data, advanced ECL series components are specified for AC/DC equivalency and replacement of competitive advanced ECL product families, including ECLinPS Lite.
According to Ken Murphy, Fairchild's Marketing Manager for Logic Products, "Fairchild's 30 years as an ECL market pioneer is strengthened by the introduction of the new 100EL/LVEL Series.
This solidifies Fairchild's leadership role as a first-tier supplier of superior, advanced high-speed ECL solutions for both the 5 and 3.3V operating environments".
ECL 100EL/LVEL Series parts offer designers a three- to fivefold speed advantage over standard ABT, LCX and GTL single-ended logic devices, and provide 1-3GHz toggle speeds at 3.3 and 5V, with typical propagation delays of 350ps or better.
Moreover, Fairchild's ECL Series devices offer higher peak-to-peak output voltage and lower jitter than other differential logic families.
Important in applications where, for example, successive voltage drops occur between data transmission backplanes, higher peak-to-peak output voltage operation improves signal integrity by keeping an acceptably high signal swing relative to noise.
Lower jitter provides a minimum time-scale shift in the 0V crossover of ECL's differential signals, assuring accurate clocking between the source and destination IC.
Fairchild's 100EL/LVEL Series is available in standard package form factors, including SOIC-8, SOIC-20 and TSSOP-8 (MSOP-JEDEC MO-187).
At this time, available devices include: the 100EL11-5V ECL 1:2 fanout buffer; the 100LVEL11-3.3V ECL 1:2 fanout buffer the 100EL16-5V ECL receiver; the 100LVEL16-3.3V ECL receiver; the 100ELT22-5V ECL to TTL translator; and the 100LVELT22-3.3V dual LVTTL-to-LVPECL translator.
The 100EL/100LVEL series of advanced ECL products further expands Fairchild's broad offering of products for the communications market which includes high-performance amplifiers, data convertors and DC/DC conversion products.
• Fairchild Semiconductor: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
