Product category:
Intellectual Property Cores
News Release from: Imagination Technologies | Subject: PowerVR MVED1
Edited by the Electronicstalk Editorial
Team on 15 February 2005
IP core boosts video graphics
performance
The PowerVR MVED1 IP core enables advanced video graphics performance with low power consumption in a range of applications such as mobile and handheld multimedia and mobile TV.
Imagination Technologies' PowerVR Division has released its PowerVR MVED1 multistandard video encode/decode accelerator IP The PowerVR MVED1 IP core enables advanced video graphics performance with low power consumption in a range of applications such as mobile and handheld multimedia and mobile TV (including DVB-H)
This article was originally published on Electronicstalk on 17 Sep 2003 at 8.00am (UK)
Related stories
DAB tuner supports 5.1 audio trial
The DRX-702ES DAB digital radio tuner from Imagination's Pure Digital division will support the upcoming trial broadcast of 5.1 audio signals to be transmitted over DAB in the central London area.
Graphics IP features on ARM development board
ARM has integrated Imagination Technologies' PowerVR MBX graphics technology in a custom development chip which forms the basis of the new ARM RealView Versatile family of hardware development boards.
MVED1 builds on the advanced decode features of the PowerVR MVDA2 core with powerful encode acceleration including programmability for standards future-proofing.
The architecture allows either the encode or decode functions to be used, or both simultaneously (for example in videophones).
An internal buffer minimises accesses to external memory by the encode functions, to reduce power and memory system overhead.
Further reading
DAB digital radio solutions on show at 3GSM
Imagination Technologies is demonstrating its latest DAB digital radio solutions at 3GSM in Cannes this week.
Game on for embedded graphics core in San Jose
Imagination Technologies is demonstrating advanced hardware curved surface support on its PowerVR MBX embedded graphics core this week at GDC Expo 2004 in San Jose, California.
Multithreaded core to gain new compiler
Imagination Technologies is using the CoSy compiler development system from ACE Associated Compiler Experts, as the basis of the next generation compiler for the Meta multithreaded processor core.
The reduction in CPU load achieved with MVED1 can reach over 90%, depending on the video-coding standard in use, thereby allowing the system designer to target lower cost and lower power systems.
This is of increased importance when performing quarter-pel motion compensation as used in modern video compression standards.
MVED1 accelerates the encode and/or decode of H.264, MPEG-4, H.263, MPEG-2, WMV8 and WMV9 video streams, offloading a range of CPU-intensive functions such as transform and quantisation and their inverses, motion estimation and compensation, intra prediction and deblocking filtering from the host software.
The hardware acceleration features also support JPEG still image processing, and M-JPEG.
Says David McBrien, VP Business Development, Imagination Technologies: "With its multistandard encode and decode and support of bitrates up to 10Mbit/s and programmable resolutions up to 720 x 576, MVED1 enables unsurpassed picture quality".
"Add to that advanced power management features for very low power consumption, and reductions in CPU load typically over 80%, and MVED1 is the ideal choice for mobile multimedia and TV devices".
MVED1's in-loop deblocking is performed either by directly accessing the macroblocks from the decoder hardware or by fetching them from system memory which allows it to be used for general video post-processing.
MVED1 is available with a video encode/decode acceleration driver, which supports the acceleration of common video codecs through a single easy to use interface.
The driver is available for Linux and WinCE platforms.
The MVED1 core is configurable at synthesis time for 32 or 64bit system bus widths.
Power requirements are optimised by sophisticated power management techniques using register-level and module-level clock gating to ensure the lowest active and standby power.
A full rate H.264 Baseline profile stream encode can be achieved with the core running at less than 50MHz (CIF resolution: 352 x 288 pixel, 30 frame/s).
SD resolution is also supported with a 150MHz clock frequency.
A full rate H.264 Baseline profile stream decode can be achieved with the core running at less than 50MHz (CIF resolution: 352 x 288 pixel, 30 frame/s).
SD resolution is also supported with a 100MHz clock frequency.
PowerVR MVED1 is available as soft IP and ships with: synthesis scripts; an extensive verification test suite to ensure correct implementation of the design in a SoC; a hardware implementation guide; and a comprehensive programmer's reference manual.
• Imagination Technologies: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
