Product category:
Design and Development Software
News Release from: IBM Haifa Research Lab
Edited by the Electronicstalk Editorial
Team on 14 February 2005
Property Specification Language
recognised
The Accellera Property Specification Language (PSL) version 1.1 has been recognised by a DesignVision award from the International Engineering Consortium (IEC).
The Accellera Property Specification Language (PSL) version 1.1 has been recognised by a DesignVision award from the International Engineering Consortium (IEC) The award has been presented to Accellera in recognition of the significant contribution that PSL v1.1 has made to the EDA industry
This article was originally published on Electronicstalk on 10 Feb 2006 at 8.00am (UK)
Related stories
Machine learning and simulation-based verification
Now in its third-year at the IBM Haifa Research Lab, the Coverage-Directed Generation project, known as CDG, is being successfully used for simulation-base verification.
Lightweight formal verification platform
IBM is offering RuleBase Single-Thread Edition (SE), a lightweight version of its RuleBase formal verification platform as an entry-level product for those looking for a small scale solution.
PSL is a language for specifying the functional behaviour of a design.
It enables designers and verification engineers to clearly document interface constraints, communication protocols, and general design functionality in an executable form that can be verified in simulation and can also be used in static verification flows.
The Accellera PSL standard is based on IBM's "Sugar" language, which was developed and validated at IBM Haifa Research Labs for many years before IBM donated the language to Accellera for standardisation.
Further reading
Software deal targets sub-100nm ICs
Zyvex will include Magma's Knights Camelot CAD navigation software as a standard option to its flagship nanoprobing system, the nProber.
Carbon tools to accelerate SoC design
ARM has handed over its SoC Designer tool to Carbon Design Systems.
Membership supports Power Architecture
Green Hills Software is providing leadership and experience to help develop, enable and promote Power Architecture technology.
"We are very happy to see PSL being honoured by this award", notes Harry Foster, Chief Methodologist at Jasper Design Automation and Chairman of the IEEE1850 PSL Working Group, which is turning the Accellera PSL v1.1 standard into an IEEE standard.
"PSL offers an exciting opportunity to establish a standard based on a new approach to capturing design and verification requirements".
Through an efficient community effort, building on the hard work of many volunteers over several years, PSL has evolved to become the most widely-used property language across the electronics industry.
Underlying the popularity of PSL are its true interoperability across multiple languages and design flows, its power of expressiveness, and its ease-of-use.
"We are extremely pleased to have PSL recognised by a DesignVision Award", said Yaron Wolfsthal, Cochairman of the 1850 group and Senior Manager of Formal Verification and Testing Technologies at the IBM Haifa Labs.
"PSL is being adopted quickly throughout the electronics industry".
"With more than half of EDA tool users using or planning to use assertions, establishing a standard has become vital".
"This is only the beginning for PSL", notes Erich Marschner, Secretary of the 1850 Group and Senior Architect for Advanced Verification at Cadence.
"With the forthcoming completion of the IEEE standardisation of PSL, the language will gain additional ground as the standard specification language of choice for engineers worldwide".
PSL has attracted much attention within the design community and across academia over the last years.
The PSL/Sugar Consortium (www.pslsugar.org) was established to help hardware designers adopt and implement PSL-related methodologies to speed design verification.
Additionally, PSL is now the focus of the European Commission's $8.7 million Prosyd Project on property-based system design (see www.prosyd.org), the goal of which is to significantly increase the competitiveness and efficiency of the European IT industry through the establishment of a standard, integrated property-based paradigm for the design of electronic systems.
The nomination of PSL for the DesignVision award was made by the officers of the IEEE1850 PSL Working Group on behalf of the many companies and individuals who contributed their time, expertise, and support to the development of PSL.
These include Accellera, who sponsored the original development of the language; IBM, who provided the basis for PSL through donation of the Sugar language; participants in the Accellera Formal Verification Technical Committee (FVTC), who developed the Accellera versions (v1.0, v1.01, v1.1) of PSL; the companies who sponsored the development of PSL by allowing their employees to donate their expertise, time, and effort to the FVTC; and the companies who have incorporated PSL into their products.
• IBM Haifa Research Lab: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
