Product category:
Standard Logic Devices
News Release from: IDT | Subject: 74SSTE32882
Edited by the Electronicstalk Editorial
Team on 19 April 2007
Register and PLL accelerate DDR3 modules
Integrated register and phase-locked loop for DDR3 registered dual inline memory modules is hailed as the industry's fastest yet.
Integrated Device Technology has developed the industry's fastest JEDEC-compatible integrated register and phase-locked loop (PLL) for DDR3 registered dual inline memory modules (RDIMMs) The device's integrated PLL supports the industry's widest range of operating clock speeds, from DDR3-800 to DDR3-1600 with a propagation delay of less than 1ns
This article was originally published on Electronicstalk on 12 Apr 2001 at 8.00am (UK)
Related stories
IDT joins Texas in crossbar low-voltage logic
IDT and Texas Instruments have entered a co-operative agreement to become alternate supply sources of 3.3V crossbar low-voltage technology (CBTLV) bus switch devices.
IP coprocessors provide flexible search width
IDT has released its first commercially available Internet protocol coprocessor product portfolio that enables up to OC-768 wire speed to support ever-increasing packet processing requirements.
Designed for a new generation of high performance servers and workstations, the IDT 74SSTE32882 offers twice the speed of today's DDR2 solution with a 30% reduction in power consumption.
In addition, IDT continues to help drive the development of the RDIMM ecosystem by providing the DDR3 industry with a standardised validation platform known as the Register Validation Board (RVB).
The RVB will allow all members of the DDR3 ecosystem to test, debug, and validate DDR3 Register-DIMMs on a standardised platform.
Moreover, the RVB enables the DDR3 community to self-validate the functionality of each of their RDIMM designs, and will further help speed the adoption of DDR3 RDIMMs.
The IDT RVB will be available for the DDR3 industry through the JEDEC standards body.
The integration of the register and PLL into a single device enables RDIMM vendors to develop a simplified design and board layout.
In addition, the 74SSTE32882 supports an internal PLL feedback loop to reduce trace routing and spread spectrum clocking to reduce EMI.
The supply voltage for the 74SSTE32882 is reduced to 1.5V, limiting power consumption and heat generation.
These features are valuable to RDIMM vendors because they enable significant cost savings through the reduction of board real estate and the elimination of external components.
The IDT 74SSTE32882 is designed to be fully compatible with the most current JEDEC specification.
The guideline set by JEDEC ensures interoperability for all JEDEC compatible DDR3 solutions and will help facilitate the growth of the DDR3 market.
• IDT: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
