Product category:
Analogue and Mixed Signal ICs
News Release from: IDT | Subject: M2I
Edited by the Electronicstalk Editorial
Team on 21 May 2007
Interconnect cuts demands on handset
processors
Synchronous Mobile Multimedia Interconnect is fully optimised for multimedia applications in high-end mobile handsets and personal digital assistant devices.
IDT has developed the industry's first synchronous Mobile Multimedia Interconnect (M2I), fully optimised for multimedia applications in high-end mobile handsets and personal digital assistant devices A significant architectural advance over previous generation interfaces, the M2I performs up to six times faster with 90% less battery drain
This article was originally published on Electronicstalk on 12 Apr 2001 at 8.00am (UK)
Related stories
IDT joins Texas in crossbar low-voltage logic
IDT and Texas Instruments have entered a co-operative agreement to become alternate supply sources of 3.3V crossbar low-voltage technology (CBTLV) bus switch devices.
IP coprocessors provide flexible search width
IDT has released its first commercially available Internet protocol coprocessor product portfolio that enables up to OC-768 wire speed to support ever-increasing packet processing requirements.
High-end handset users can reliably playback multimedia of unsurpassed quality with minimal impact to their "talk time" and battery life.
For handset suppliers, the sophisticated interface of the M2I enables the processor to support additional differentiating functionality such as Bluetooth, Wi-Fi and global positioning systems (GPS) - a significant competitive advantage in mobile handsets.
The M2I is designed to work with application processors and baseband processors that make use of an address-data mux (ADM) interface.
The ADM interface has a lower input/output (I/O) count and higher bandwidth than other approaches, such as the standard, asynchronous dual-port RAMs and embedded serial interfaces commonly found in high-end mobile handsets.
The M2I uses 50% fewer processor I/O pins, freeing those pins to support desired differentiating functionality.
Moreover, the M2I also deploys eight dynamically programmable I/Os that the processor can use to control and/or monitor other devices, enabling the handset designer to add even more differentiating functionality.
The M2I architecture achieves its high-performance and low-battery drain using a synchronous clocking scheme that enables the use of an internal counter that eliminates the necessity for multiple addressing.
Consequently, the M2I processes 64Kbit of data in only 4001 cycles, compared with the 8000 cycles required by previous-generation devices.
Not only can the same amount of data be transferred in half the cycles, but also the cycles run three times faster, thus providing an overall performance increase of 6x.
All this is accomplished with 90% less battery drain.
• IDT: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
