Product category:
Intellectual Property Cores
News Release from: Ignios | Subject: SystemWeaver
Edited by the Electronicstalk Editorial
Team on 13 June 2005
Reference platform shows off multicore
DSP
A new reference platform demonstrates multiple CEVA-Teak DSP cores seamlessly operating together using Ignios' multicore-enabling SystemWeaver technology.
CEVA and Ignios have unveiled a reference platform that demonstrates multiple CEVA-Teak DSP cores seamlessly operating together using Ignios' multicore-enabling SystemWeaver technology The demonstration platform brings together up to 16 CEVA-Teak DSP cores, with the capability for further scalability, and the SystemWeaver multicore management core in a representative SoC architecture
This article was originally published on Electronicstalk on 15 Jun 2005 at 8.00am (UK)
Related stories
IP core manages ARC multiprocessing
A new electronic system level model demonstrates the seamless integration of multiple ARC family 600 cores, using Ignios SystemWeaver multicore-enabling technology.
Demo shows off multicore capabilities
Ignios has unveiled a T-Engine based demonstration of the seamless integration of its SystemWeaver multicore-enabling technology with the multicore MB87Q1100 Fujitsu SoC.
With the SystemWeaver approach, the software developer is presented with the same multithreaded programming model (API) no matter how many processors are present in the SoC, considerably easing multicore software development and debug.
The SystemWeaver IP core ensures that the resulting code executes efficiently on the available processing resources.
This approach can be similarly used for CEVA-X or other homogenous or heterogeneous combinations of CEVA DSP cores.
Further reading
Hybrid power analyser speeds digital TV IC signoff
LG has selected Acad's FinePower IR drop and electromigration analysis tool for the design and verification of a complex full chip used in its latest digital TV.
DSP software drives VoIP system
Adaptive Digital has been selected by InSciTek to develop a turnkey DSP software solution for its VoIP telephone based on the TI TMS320C5x DSP chip.
Licensees of CEVA DSP cores and platforms who adopt SystemWeaver would benefit from the ability to easily develop and deploy multicore designs, a growing requirement for compute-intensive cellular basestations and high channel density VoIP gateways.
With SystemWeaver, code can easily be developed on a single processor and then quickly retargeted to all of the devices using dynamic and flexible scheduling policies for different classes of task and processing resource.
The platform, developed in merely two weeks by Ignios using the ARM RealView electronic system level (ESL) tools with MaxSim technology, demonstrates the ability to easily explore and then efficiently program a multicore DSP architecture to achieve the best possible price-performance-power characteristics for an application.
"We are seeing increasing demand for our advanced DSP IP solutions in multicore implementations", commented Moshe Sheier, CEVA Director of Third Parties and Technical Marketing.
"The SystemWeaver approach provides an extremely efficient way for our customers to get the best out of combining multiple CEVA cores on the same SoC".
"Ignios will be an important addition to our CEVAnet partner programme".
"We are delighted to be working with CEVA to enable their customers' multicore SoCs", stated Rick Clucas, Ignios CEO.
"SystemWeaver has been designed to support homogeneous and heterogeneous multicore SoCs".
"This demonstration platform clearly shows that SystemWeaver is compatible with an industry leading DSP architecture".
Ignios will be demonstrating the CEVA-based system model this week at the 42nd Design Automation Conference, Anaheim, California, on Booth 261.
• Ignios: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
