Product category:
Intellectual Property Cores
News Release from: IPextreme | Subject: CoReUse methodology and QCore
Edited by the Electronicstalk Editorial
Team on 08 April 2008
Reuse methodology makes more of IP
assets
Semiconductor designers can now license a proven IP core reuse methodology and toolset from IPextreme.
NXP Semiconductors' internally developed CoReUse methodology and QCore tool are now available for licensing through IPextreme CoReUse represents more than ten years of investment by NXP to develop a comprehensive, practical, and efficient system that can be deployed at the group and enterprise level for engineers to develop reusable, high quality IP
This article was originally published on Electronicstalk on 4 Dec 2007 at 8.00am (UK)
Related stories
Clock generator IP offers more than PLLs
Patented digital clock synthesis technology developed by Motorola is now offered to the global semiconductor market through IPextreme.
Development platform has educational aims
The EmbestUniversity is a teaching platform focused on embedded system development.
It is in use today by nearly every NXP design group worldwide as the standard by which IP is developed and shared across the company.
CoReUse consists of a series of specifications, guidelines, and templates that guide engineers in developing reusable digital, analogue mixed signal (AMS), and RF IP and includes the CoReUse Foundation, a set of reference manuals that include the CoReUse standard and constraints that define directory structures, naming conventions, and quick reference cards for Verilog and VHDL designs.
Other components include: design for test (DfT) specifications for CTAG/IEEE1500, and support for testing AMS and high-speed IO technologies; an additional set of specifications targeted for AMS and RF IP; system level specifications for transaction level modelling, SoC integration using SPIRIT IP-Xact and PSL assertions; architectural level specifications for using on-chip buses allowing the creation of IP-based platforms; and documentation templates for engineers to capture key information about the IP they are developing.
Further reading
IC packaging partnership proves a success
IC packaging leader Advanced Semiconductor Engineering has announced its commitment to Ansoft's HFSS, Q3D Extractor and AnsoftLinks simulation products for IC packaging design and model extraction.
Lightweight formal verification platform
IBM is offering RuleBase Single-Thread Edition (SE), a lightweight version of its RuleBase formal verification platform as an entry-level product for those looking for a small scale solution.
Startup provides SoC power analysis
FinePower is a dynamic power and IR drop analysis tool for SoC designs that is claimed to be capable of identifying peak IR drop values without any user-defined estimation factors.
An important companion to the CoReUse standard is QCore, an EDA tool internally developed by NXP to automatically check an IP's deliverables and documentation for compliance to the standard.
QCore produces a certificate that classifies IP according to its compliance level to the CoReUse standard allowing integrators to know the level of completeness and quality achieved by that IP.
NXP has long been a thought leader in driving higher productivity in the semiconductor industry by pioneering advances in IP-based design and is an active participant in industry-wide IP standardisation initiatives.
Ralph von Vignau, Senior Director in NXP's Corporate Innovation and Technology group and President of the SPIRIT Consortium, comments: "NXP sees how opening up CoReUse for broad adoption can lead to faster progress on standardisations needed in the IP industry, allowing companies to more efficiently develop and share IP internally and between companies".
Industry initiatives like VSIA have highlighted the difficulty the industry has experienced in creating, executing, and maintaining a standard IP reuse methodology.
"CoReUse represents a giant step forward in what's available for a company to develop high quality reusable IP", says Warren Savage, President and CEO of IPextreme.
"CoReUse and QCore, provide something for everyone".
"For engineers it's a means to do your job better; for managers, it's a tool for getting the maximum output and quality out of your teams; and for executives, it's a technology that enables engineers and managers to make your organisation as efficient and profitable as possible".
"By making the CoReUse methodology widely accessible, we are giving the design community a proven and valuable methodology and tool set that they can unwrap and use productively straight out of the box".
"NXP has made an astute analysis of IP trends", says Richard Wawrzyniak, Senior Market Analyst, ASIC and SoC, Semico Research Corp.
"IP reuse is going to continue to increase".
"It's just a matter of time before everyone in the design flow has to pay more attention to reuse, and an established design reuse methodology should help the whole industry".
CoReUse and QCore are available today.
Customers can purchase the CoReUse standard in the form of e-books for as low as US $199 per user per year from IPextreme's Core Store.
Training for CoReUse is offered to companies who desire more in-depth instruction on its effective use.
QCore is offered on a per-seat licence basis as well as enterprise-wide licences.
Customisation services are also offered for those companies wanting to blend their own best practices with what's available in CoReUse.
• IPextreme: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
