Product category:
Standard Logic Devices
News Release from: Hendon Semiconductors | Subject: IES5501
Edited by the Electronicstalk Editorial
Team on 18 April 2007
Buffer chip extends two-wire buses
Bus buffer IC is suitable for extending and expanding I2C, SMBus, PMBus, IPMB and other similar two-wire bus systems.
The IES5501 two-wire bus buffer IC has entered full production at Hendon Semiconductors One of the new bus buffers in the IES550x family, the IES5501 is compatible for extending and expanding I2C, SMBus, PMBus, IPMB and other similar two-wire bus systems
This article was originally published on Electronicstalk on 13 Jan 2006 at 8.00am (UK)
Related stories
IC promises cost effective power and speed control
A new phase control IC replaces the now obsolete TCA280B that has been used since the 1970s and is compatible with new-generation triacs featuring negative triac gate triggering.
Controller takes time out for appliance safety
Integrated Electronic Solutions is expanding its range of temperature control integrated circuits for thermostat applications with the introduction of IES5521A.
Using analogue IC design principles for a digital bus, the IES5501 features low input-output offset voltages, allowing their use in a cascade or "daisychain" fashion simplifying the engineers design process.
With the low noise susceptibility and a wide allowable voltage range, the IES5501 makes it easier to create larger bus networks without exceeding the maximum allowed bus capacitance for these types of bus.
The function of the IES5501 Bus buffer is to extend the bus load limit by buffering the clock (SCL) and data (SDA) lines.
The IES5501 finds its place in two-wire bus systems within telecommunications systems (including ATCA), CompactPCI, VMEbus systems, RAID products, power management systems, backplane management systems, bus switch/multiplexing buffering and for bus voltage level translation.
The IES5501 significantly increases system noise margins on the intelligent platform management bus (IPMB) and are therefore excellent for implementing cost effective IPMB architectures.
The IES5501 bus buffer has superior switching times and input to output connection control is supported using the enable pin.
The advanced analogue design of the IES5501 enables easy level shifting of bus voltages, a wide range allowed between 1.8 and 15V.
The application or removal of power to the device will not interfere with other bus activity.
The IES5501 is offered in 8-pin SO and 8-pin MSOP, all are RoHS compliant with samples available and is in full production.
• Hendon Semiconductors: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
