<?xml version="1.0" encoding="iso-8859-1"?>
<rss version="2.0">
  <channel>
    <title>RSS News Feed for Lattice Semiconductor UK - from Electronicstalk</title>
    <link>http://www.electronicstalk.com/news/lat/lat000.html</link>
    <description>Lattice Semiconductor UK news releases on Electronicstalk</description>
    <language>en-gb</language>
    <copyright>Copyright (C)2008 Pro-Talk Ltd. All rights reserved.</copyright>
    <pubDate>Thu, 24 Jul 2008 08:00:00 UT</pubDate>
    <lastBuildDate>Thu, 24 Jul 2008 08:00:00 UT</lastBuildDate>
    <image>
      <title>Pro-Talk Ltd</title>
      <url>http://www.pro-talk.com/images/protalklogo90.gif</url>
      <link>http://www.pro-talk.com/</link>
      <width>90</width>
      <height>79</height>
    </image>
    <item>
      <title>FPGAs make the automotive grade</title>
      <description>AEC-Q100 qualified devices with Flash boot memory and FPGA blocks integrated into a single die are ideal for instant-on automotive systems.</description>
      <pubDate>Tue, 01 Jul 2008 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat221.html</link>
    </item>
    <item>
      <title>FPGA cores target wireless basestations</title>
      <description>Products include RF/IF processing functionality, as well as upgraded support for industry-standard basestation connectivity protocols.</description>
      <pubDate>Tue, 24 Jun 2008 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat220.html</link>
    </item>
    <item>
      <title>FPGA core enables flexible LTE design</title>
      <description>Scalable high-performance IP core is claimed to be one of the most efficient 3GPP-LTE implementations available.</description>
      <pubDate>Fri, 13 Jun 2008 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat219.html</link>
    </item>
    <item>
      <title>Design suite bundles industry's best FPGA tools</title>
      <description>Latest FPGA design tools deliver up to 30% faster design compile times and support multiprocessor powered design compilation to achieve the fastest timing closure.</description>
      <pubDate>Wed, 07 May 2008 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat218.html</link>
    </item>
    <item>
      <title>Programmable logic saves portable power</title>
      <description>With its low standby current, small form factor and instant-on operation, the ispMach 4000ZE family is ideal for handheld and portable equipment such as GPS systems.</description>
      <pubDate>Wed, 30 Apr 2008 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat217.html</link>
    </item>
    <item>
      <title>FPGA design tools add mixed language simulator</title>
      <description>Active-HDL Lattice Edition will be bundled with the next version of Lattice's ispLever design tool suite.</description>
      <pubDate>Tue, 22 Apr 2008 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat216.html</link>
    </item>
    <item>
      <title>Embedded soft core processor adds uClinux option</title>
      <description>Support allows developers to rapidly implement control systems in a design flow that builds on Lattice's open source embedded solutions approach.</description>
      <pubDate>Thu, 21 Feb 2008 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat215.html</link>
    </item>
    <item>
      <title>Low-cost serdes FPGAs available in volume</title>
      <description>The LatticeECP2M devices are the industry's first low cost FPGAs to offer high-speed embedded serdes I/O, plus a pre-engineered physical coding sublayer block.</description>
      <pubDate>Tue, 18 Dec 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat214.html</link>
    </item>
    <item>
      <title>IP library runs on 90nm embedded Flash FPGAs</title>
      <description>Lattice Semiconductor has made available 45 ispLeverCore intellectual property and third-party vendor IP cores for its new 90nm embedded Flash LatticeXP2 FPGA family.</description>
      <pubDate>Thu, 28 Jun 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat213.html</link>
    </item>
    <item>
      <title>FPGAs cut the cost of embedded serdes</title>
      <description>Production volume prices have been reduced to as low as $9.95 for the 20K-look-up-table LatticeECP2M-20, cracking the $10.00 price barrier for the first time.</description>
      <pubDate>Wed, 27 Jun 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat212.html</link>
    </item>
    <item>
      <title>Nonvolatile FPGAs promise more for less</title>
      <description>Third generation nonvolatile FPGA family doubles maximum logic capacity, improves performance and adds dedicated DSP blocks.</description>
      <pubDate>Thu, 31 May 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat211.html</link>
    </item>
    <item>
      <title>Programmable logic design suite is free to use</title>
      <description>ispLever Classic is a comprehensive software design tool suite that supports all mature Lattice programmable devices.</description>
      <pubDate>Thu, 26 Apr 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat210.html</link>
    </item>
    <item>
      <title>Design puts FPGAs into GPON receivers</title>
      <description>Lattice Semiconductor has developed a Purespeed I/O burst mode receiver (BMR) FPGA reference design for gigabit passive optical networks (GPON).</description>
      <pubDate>Wed, 18 Apr 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat209.html</link>
    </item>
    <item>
      <title>FPGAs have DDR interfaces to synchronous DRAM</title>
      <description>FPGA's Double Data Rate 2 (DDR2) Synchronous DRAM memory interfaces operate at 533Mbit/s.</description>
      <pubDate>Thu, 15 Mar 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat208.html</link>
    </item>
    <item>
      <title>Design tool suite expands FPGA support</title>
      <description>Lattice Semiconductor has announced the immediate release of its latest ispLever design tool suite update, version 6.1 Service Pack 2.</description>
      <pubDate>Wed, 14 Feb 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat207.html</link>
    </item>
    <item>
      <title>Extreme performance FPGAs enter volume production</title>
      <description>The first members of the Lattice Semiconductor Extreme Performance LatticeSC and LatticeSC/M FPGA families have been fully qualified and released to volume production.</description>
      <pubDate>Fri, 26 Jan 2007 08:00:00 UT</pubDate>
      <category>Lattice Semiconductor UK</category>
      <link>http://www.electronicstalk.com/news/lat/lat206.html</link>
    </item>
  </channel>
</rss>
