Product category:
Programmable Logic Devices
News Release from: Lattice Semiconductor UK | Subject: ORLI10G
Edited by the Electronicstalk Editorial
Team on 12 March 2003
Programmable interface is key to optical
Ethernet
Atrica has selected Lattice's ORLI10G programmable 10 Gigabit Ethernet line interface chip, for use in its A-8000 family of optical Ethernet core switches.
Atrica has selected Lattice's ORLI10G programmable 10 Gigabit Ethernet line interface chip, for use in its A-8000 family of optical Ethernet core switches The A-8000 family, including the A-8800 and A-8100, are high-performance metro core switches designed to scale from 10 Gigabit Ethernet to 320Gbit/s with fully integrated optical switching
This article was originally published on Electronicstalk on 6 Nov 2002 at 8.00am (UK)
Related stories
FPSC device enables smarter networking
Avaya has deployed Lattice's ORLI10G FPSC field-programmable system chip within its Avaya P580 and the Avaya P882 multiservice switches.
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.
Recently, Atrica revealed that France Telecom had chosen the Atrica Optical Ethernet system for deployment of metro services in the Paris region.
The Ethernet services announced by France Telecom include high bandwidth Internet access, Ethernet leased lines and transparent LAN services.
Lattice's ORLI10G line interface device is a field programmable system chip (FPSC) that provides data networking equipment designers with customisable, protocol-independent interfaces to high-speed optical transport facilities used in LAN, WAN and MAN deployments.
Further reading
Analogue front end is dynamically reconfigurable
Lattice Semiconductor has added a new member to its ispPAC programmable analogue device family.
Software programs analogue devices
Lattice Semiconductor has announced manufacturing software support for its revolutionary ispPAC in-system programmable analogue circuit family of devices.
Bigger CPLDs come onstream
Lattice Semiconductor has announced the immediate availability of the first device in its ispMACH 5000VG SuperBIG CPLD family, the 1024-macrocell ispMACH 51024VG.
The chip implements a 10Gbit 16bit interface (XSBI) for optical transponders (modules that combine optical transmitters and receivers with associated electronics) in efficient standard cell logic, as well as a 10 Gigabit media independent interface (XGMII) for 10 Gigabit Ethernet media access control (MAC) circuits in programmable logic.
The XGMII interface is a key part of Lattice's physical coding sublayer (PCS) intellectual property core.
The ORLI10G employs Lattice's Orca Series 4 FPGA architecture which is specifically designed to accommodate networking IP cores.
"Our customer successes with the A-8800 core switch validates Atrica's vision of delivering carrier-class Ethernet solutions at enterprise Ethernet prices", said Tim Dixon, Atrica Vice President of Marketing.
"Lattice's field programmable system chip approach has helped us bring this solution to market by providing a fully functional interface between optical components and today's 10 Gigabit Ethernet MAC implementations, yet one we can easily reprogram in the future to comply with new customer requirements".
"Atrica's innovative optical Ethernet solution that integrates Ethernet with traditional Sonet services is an ideal application for Lattice's programmable networking system-chip technology", said Stan Kopec, Vice President of Marketing at Lattice Semiconductor.
"By utilising our high speed standard cell macros, field programmable gate array logic and flexible networking IP cores, system developers like Atrica can move forward knowing that changes to communications standards won't impose time-consuming delays as they get their products to market".
The A-8100 is a 17-slot, high-density, one-third rack chassis that supports up to 15, 10-Gigabit Ethernet ports, or up to 120 Gigabit Ethernet ports.
It features 150Gbit/s nonblocking switching and boasts up to 450 million packets per second in provisioned throughput.
The A-8100 employs a standard MPLS-based architecture to deliver scalable flow management.
It also features sub-50 millisecond failure recovery, redundant DC power and full redundancy of all common equipment.
The A-8100 is an ideal Metro aggregation switch, delivering scalable, high-density Gigabit Ethernet and 10 Gigabit Ethernet performance.
The A-8800 is a 34-slot, high-density chassis that integrates the industry's highest capacity integrated Ethernet and wavelength switching capabilities, delivering unmatched scalability for Metro cores.
The A-8800 features 10 Gigabit Ethernet interfaces and a standard MPLS-based architecture that is capable of engineering up to 500,000 flows.
Hot swappable module support includes redundant switch management, Gigabit Ethernet, 10 Gigabit Ethernet and DWDM.
The A-8800 multiplexes up to 32 wavelengths of 10 Gigabit Ethernet on a single fibre, adding and dropping any wavelength at any node.
The A-8800 also offers full protection with sub-50ms failure recovery as well as redundant DC power and full redundancy of all common equipment.
• Lattice Semiconductor UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
